
COMP3211 03S2 Lecture 18

Single Cycle Datapath


Adapted from

CS152: Computer Architecture and Engineering
Dave Patterson (www.cs.berkeley.edu/~pattsrn)

Copyright 1997 UCB

The Big Picture: Where are We Now?


The Five Classic Components of a Computer



The Big Picture: The Performance Perspective

- ° Performance of a machine is determined by:

- Instruction count
- Clock cycle time
- Clock cycles per instruction



- ° Processor design (datapath and control) will determine:

- Clock cycle time
- Clock cycles per instruction

- ° Today:

- Single cycle processor:
 - Advantage: One clock cycle per instruction
 - Disadvantage: long cycle time


How to Design a Processor: step-by-step

1. Analyze instruction set \Rightarrow datapath requirements
 - the meaning of each instruction is given by the *register transfers*
 - datapath must include storage element for ISA registers
 - datapath must support each register transfer
2. Select set of datapath components and establish clocking methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that affect the register transfer.
5. Assemble the control logic

Step 2: Components of the Datapath


- Combinational Elements
- Storage Elements
 - Clocking methodology

Combinational Logic Elements (Basic Building Blocks)




Storage Element: Register (Basic Building Block)

- Register
- Similar to the D Flip Flop except
 - N-bit input and output
 - Write Enable input
 - Write Enable:
 - negated (0): Data Out will not change
 - asserted (1): Data Out will become Data In



Storage Element: Register File

- Register File consists of 32 registers:
- Two 32-bit output busses: busA and busB
 - One 32-bit input bus: busW
- Register is selected by:
- RA (number) selects the register to put on busA (data)
 - RB (number) selects the register to put on busB (data)
 - RW (number) selects the register to be written via busW (data) when Write Enable is 1
- Clock input (CLK)
- The CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 - RA or RB valid \Rightarrow busA or busB valid after “access time.”



Storage Element: Idealized Memory

Memory (idealized)


- One input bus: Data In
- One output bus: Data Out

Memory word is selected by:


- Address selects the word to put on Data Out
- Write Enable = 1: address selects the memory word to be written via the Data In bus

Clock input (CLK)

- The CLK input is a factor ONLY during write operation
- During read operation, behaves as a combinational logic block:
 - Address valid \Rightarrow Data Out valid after “access time.”



Clocking Methodology



All storage elements are clocked by the same clock edge

Cycle Time \geq CLK-to-Q + Longest Delay Path + Setup + Clock Skew

- Clock skew = difference in arrival time of clock edges

$(\text{CLK-to-Q} + \text{Shortest Delay Path} - \text{Clock Skew}) > \text{Hold Time}$

Step 3

Register Transfer Requirements \rightarrow Datapath Assembly


Instruction Fetch

Read Operands and Execute Operation

3a: Overview of the Instruction Fetch Unit


The common RTL operations

- Fetch the Instruction: $\text{mem}[\text{PC}]$
- Update the program counter:
 - Sequential Code: $\text{PC} \leftarrow \text{PC} + 4$
 - Branch and Jump: $\text{PC} \leftarrow \text{“something else”}$




3b: Add & Subtract

- $R[rd] \leftarrow R[rs] \text{ op } R[rt]$ Example: `addU rd, rs, rt`
 - Ra, Rb, and Rw come from instruction's rs, rt, and rd fields
 - ALUctr and RegWr: control logic after decoding the instruction




Register-Register Timing




3c: Logical Operations with Immediate

- $R[rt] \leftarrow R[rs] \text{ op } \text{ZeroExt}[\text{imm16}]$





3d: Load Operations

- $R[rt] \leftarrow \text{Mem}[R[rs] + \text{SignExt}[\text{imm16}]]$ Example: `lw rt, rs, imm16`




3e: Store Operations

◦ $\text{Mem}[\text{R}[\text{rs}] + \text{SignExt}[\text{imm16}]] \leftarrow \text{R}[\text{rt}]$ Example: `sw rt, rs, imm16`



3f: The Branch Instruction





◦ `beq rs, rt, imm16`

- `mem[PC]` Fetch the instruction from memory
- `Equal ← R[rs] == R[rt]` Calculate the branch condition
- if (COND eq 0) Calculate the next instruction's address
 - $\text{PC} \leftarrow \text{PC} + 4 + (\text{SignExt}(\text{imm16}) \times 4)$
- else
 - $\text{PC} \leftarrow \text{PC} + 4$


Datapath for Branch Operations

◦ `beq rs, rt, imm16`

Datapath generates condition (equal)




Putting it All Together: A Single Cycle Datapath




An Abstract View of the Critical Path

- Register file and ideal memory:
 - The CLK input is a factor **ONLY** during write operation
 - During read operation, behave as combinational logic:
 - Address valid \Rightarrow Output valid after “access time.”




Step 4: Given Datapath: RTL \rightarrow Control




Meaning of the Control Signals (see 3 slides back)

- Rs, Rt, Rd and Imed16 hardwired into datapath
- nPC_sel: $0 \Rightarrow PC \leftarrow PC + 4; 1 \Rightarrow PC \leftarrow PC + 4 + \text{SignExt}(\text{Im16}) \parallel 00$



Meaning of the Control Signals (see 4 slides back)

- ExtOp: “zero”, “sign”
- ALUSrc: $0 \Rightarrow \text{regB}; 1 \Rightarrow \text{immed}$
- ALUctr: “add”, “sub”, “or”
- MemWr: write memory
- MemtoReg: $1 \Rightarrow \text{Mem}$
- RegDst: $0 \Rightarrow \text{“rt”}; 1 \Rightarrow \text{“rd”}$
- RegWr: write dest register



inst Register Transfer

- **nPC_sel** \leftarrow if (OP == BEQ) then EQUAL else 0
- **ALUsrc** \leftarrow if (OP == "000000") then "regB" else "immed"
- **ALUctr** \leftarrow if (OP == "000000") then funct
 elseif (OP == ORi) then "OR"
 elseif (OP == BEQ) then "sub"
 else "add"
- **ExtOp** \leftarrow _____
- **MemWr** \leftarrow _____
- **MemtoReg** \leftarrow _____
- **RegWr:** \leftarrow _____
- **RegDst:** \leftarrow _____

inst Register Transfer


- **nPC_sel** \leftarrow if (OP == BEQ) then EQUAL else 0
- **ALUSrc** \leftarrow if (OP == "000000") then "regB" else "immed"
- **ALUctr** \leftarrow if (OP == "000000") then funct
 elseif (OP == ORi) then "OR"
 elseif (OP == BEQ) then "sub"
 else "add"
- **ExtOp** \leftarrow if (OP == ORi) then "zero" else "sign"
- **MemWr** \leftarrow (OP == Store)
- **MemtoReg** \leftarrow (OP == Load)
- **RegWr:** \leftarrow if ((OP == Store) || (OP == BEQ)) then 0 else 1
- **RegDst:** \leftarrow if ((OP == Load) || (OP == ORi)) then 0 else 1

Step 5: Logic for each control signal


- **nPC_sel** \leftarrow if (OP == BEQ) then EQUAL else 0
- **ALUSrc** \leftarrow if (OP == "000000") then "regB" else "immed"
- **ALUctr** \leftarrow if (OP == "000000") then funct
 elseif (OP == ORI) then "OR"
 elseif (OP == BEQ) then "sub"
 else "add"
- **ExtOp** \leftarrow _____
- **MemWr** \leftarrow _____
- **MemtoReg** \leftarrow _____
- **RegWr:** \leftarrow _____
- **RegDst:** \leftarrow _____

- nPC_sel \leftarrow if (OP == BEQ) then EQUAL else 0
- ALUSrc \leftarrow if (OP == "000000") then "regB" else "immed"
- ALUctr \leftarrow if (OP == "000000") then funct
 elseif (OP == ORi) then "OR"
 elseif (OP == BEQ) then "sub"
 else "add"
- ExtOp \leftarrow if (OP == ORi) then "zero" else "sign"
- MemWr \leftarrow (OP == Store)
- MemtoReg \leftarrow (OP == Load)
- RegWr: \leftarrow if ((OP == Store) || (OP == BEQ)) then 0 else 1
- RegDst: \leftarrow if ((OP == Load) || (OP == ORi)) then 0 else 1

Example: Load Instruction




An Abstract View of the Implementation



◦ Logical vs. Physical Structure

A Real MIPS Datapath (CNS T0)



Summary

◦ 5 steps to design a processor

- 1. Analyze instruction set => datapath requirements
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that affect the register transfer.
- 5. Assemble the control logic

◦ MIPS makes it easier

- Instructions same size
- Source registers always in same place
- Immediates same size, location
- Operations always on registers/immediates

◦ Single cycle datapath => CPI=1, CCT => long