info x 136 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic col x 257 0 0 0 0 0 0 0  radix x 10 0 0 0 0 0 0 0  entity name 0 0 0 0 0 0 0 0 dFlipFlop term mark 63 0 0 0 0 0 0 0  vlib save 0 0 0 0 0 0 0 0 LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL;  var add 1 0 1 226 8 10 0 0 CLKinSTD_LOGIC var add 2 0 1 162 9 12 0 0 RESETinSTD_LOGIC var add 3 0 1 162 10 13 0 0 ENABLEinSTD_LOGIC var add 4 0 1 162 11 10 0 0 DINinSTD_LOGIC var add 5 0 1 162 12 11 0 0 DOUToutSTD_LOGIC vdone xxx 0 0 0 0 0 0 0 0  npos xxx 86 0 0 0 0 0 0 0  cell fill 2 0 0 0 0 0 0 0 0 cell fill 2 16 0 0 0 0 0 0 1 cell fill 2 32 0 0 0 0 0 0 0 cell fill 2 48 0 0 0 0 0 0 1 cell fill 3 0 0 0 0 0 0 0 0 cell fill 3 8 0 0 0 0 0 0 1 cell fill 3 16 0 0 0 0 0 0 0 cell fill 3 24 0 0 0 0 0 0 1 cell fill 3 32 0 0 0 0 0 0 0 cell fill 3 40 0 0 0 0 0 0 1 cell fill 3 48 0 0 0 0 0 0 0 cell fill 3 56 0 0 0 0 0 0 1 cell fill 4 0 0 0 0 0 0 0 0 cell fill 4 4 0 0 0 0 0 0 1 cell fill 4 8 0 0 0 0 0 0 0 cell fill 4 12 0 0 0 0 0 0 1 cell fill 4 16 0 0 0 0 0 0 0 cell fill 4 20 0 0 0 0 0 0 1 cell fill 4 24 0 0 0 0 0 0 0 cell fill 4 28 0 0 0 0 0 0 1 cell fill 4 32 0 0 0 0 0 0 0 cell fill 4 36 0 0 0 0 0 0 1 cell fill 4 40 0 0 0 0 0 0 0 cell fill 4 44 0 0 0 0 0 0 1 cell fill 4 48 0 0 0 0 0 0 0 cell fill 4 52 0 0 0 0 0 0 1 cell fill 4 56 0 0 0 0 0 0 0 cell fill 4 60 0 0 0 0 0 0 1 time info 50 50 10 10 50 50 1 1 psCLK font save -14 0 400 49 0 0 0 0 Times New Roman src mod 0 2984717056 29652939 6 0 0 0 0 dFlipFlop.vhd utd false 0 0 0 0 0 0 0 0  cellenab on 0 0 0 0 0 0 0 0  grid on 0 0 0 0 0 0 0 0  com add 1 0 10 163 7 0 -67 0 Waveform created by HDL Bencher 4.1i Source = dFlipFlop.vhd Sun Aug 01 18:01:00 2004 type info 0 0 0 0 0 0 0 0 1BITDOWNTO type info 2 0 0 0 0 0 0 0 mybyteVECTORDOWNTO type info 2 0 0 0 0 0 0 0 STD_ULOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 UnsignedVECTORDOWNTO type info 7 0 0 0 0 0 0 0 memvVECTORDOWNTO type info 3 0 0 0 0 0 0 0 sizeVECTORDOWNTO type info 3 0 0 0 0 0 0 0 vlbit_1dBITDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 qqBITDOWNTO type info 31 0 0 0 0 0 0 0 machine_cycle_statesBITDOWNTO type info 31 0 2 0 0 0 0 0 byteVECTORDOWNTO type info 31 0 0 0 0 0 0 0 STD_ULOGIC_VECTORVECTORDOWNTO type info 31 0 0 0 0 0 0 0 bitBITDOWNTO type info 31 0 0 0 0 0 0 0 bit_vectorVECTORDOWNTO type info -2147483647 2147483647 0 0 0 0 0 0 integerINTEGERTO type info -2147483647 2147483647 0 0 0 0 0 0 STD_LOGICBITTO type info -2147483647 2147483647 0 0 0 0 0 0 STD_LOGICBITTO type info -2147483647 2147483647 0 0 0 0 0 0 STD_LOGICBITTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO val info 1 0 0 0 0 0 0 0 `F_IDLE1 val info 1 0 0 0 0 0 0 0 `F_ASSERT2 val info 0 0 0 0 0 0 0 0 c_unsigned0 val info 1 0 0 0 0 0 0 0 `C_NOP7 val info 1 0 0 0 0 0 0 0 `C_REFRSH1 val info 1 0 0 0 0 0 0 0 `s22 val info 1 0 0 0 0 0 0 0 `state_delay6 val info 1 0 0 0 0 0 0 0 `s33 val info 1 0 0 0 0 0 0 0 `FWIDTH32 val info 1 0 0 0 0 0 0 0 `s00 val info 1 0 0 0 0 0 0 0 `IF01 val info 0 0 0 0 0 0 0 0 440 val info 1 0 0 0 0 0 0 0 `D10 val info 0 0 0 0 0 0 0 0 c_signed0 val info 0 0 0 0 0 0 0 0 c_clear0 val info 0 0 0 0 0 0 0 0 12 val info 1 0 0 0 0 0 0 0 `BR00 val info 1 0 0 0 0 0 0 0 `s44 val info 1 0 0 0 0 0 0 0 `RES5 val info 1 0 0 0 0 0 0 0 `FCWIDTH2 val info 1 0 0 0 0 0 0 0 `TCKO0 val info 1 0 0 0 0 0 0 0 `IF23 val info 0 0 0 0 0 0 0 0 c_no_override0 val info 0 0 0 0 0 0 0 0 numaddr3 val info 1 0 0 0 0 0 0 0 `IF12 val info 1 0 0 0 0 0 0 0 `OD4 val info 1 0 0 0 0 0 0 0 `N5 val info 1 0 0 0 0 0 0 0 `FDEPTH4 val info 0 0 0 0 0 0 0 0 c_add0 val info 1 0 0 0 0 0 0 0 `F_DEASSERT4 val info 1 0 0 0 0 0 0 0 `s11 val info 0 0 0 0 0 0 0 0 c_reg0 val info 1 0 0 0 0 0 0 0 `Q25 val info 0 0 0 0 0 0 0 0 width4 val info 1 0 0 0 0 0 0 0 `C_READ5 val info 1 0 0 0 0 0 0 0 `C_WRITE4 val info 1 0 0 0 0 0 0 0 `C_P_CHRG2 val info 1 0 0 0 0 0 0 0 `C_ACTIVE3 val info 1 0 0 0 0 0 0 0 `C_L_MODE0 val info 0 0 0 0 0 0 0 0 c_override0 opt vhdl87 0 0 0 0 0 0 0 0 
Make your own free website on Tripod.com