info x 177 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic col x 257 0 0 0 0 0 0 0 radix x 10 0 0 0 0 0 0 0 entity name 0 0 0 0 0 0 0 0 Integration term mark 151 0 0 0 0 0 0 0 vlib save 0 0 0 0 0 0 0 0 LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; var add 1 0 1 226 8 16 0 0 CLKinSTD_LOGIC var add 2 0 1 162 9 17 0 0 RESETinSTD_LOGIC var add 3 31 0 164 10 23 0 0 write_datainstd_logic_vector var add 4 31 0 162 11 25 0 0 Read_notWriteinstd_logic var add 5 31 0 162 12 18 0 0 enableinstd_logic var add 6 31 0 164 13 21 0 0 read_dataoutstd_logic_vector var add 7 31 0 164 14 16 0 0 DOUToutstd_logic_vector vdone xxx 0 0 0 0 0 0 0 0 npos xxx 125 0 0 0 0 0 0 0 cell fill 2 0 0 0 0 0 0 0 0 cell fill 2 16 0 0 0 0 0 0 1 cell fill 2 32 0 0 0 0 0 0 0 cell fill 2 48 0 0 0 0 0 0 1 cell fill 3 0 0 0 0 0 0 0 00000000000000000000000000000000 cell fill 3 4 0 0 0 0 0 0 00000000000000000000000000000001 cell fill 3 8 0 0 0 0 0 0 00000000000000000000000000000010 cell fill 3 12 0 0 0 0 0 0 00000000000000000000000000000011 cell fill 3 16 0 0 0 0 0 0 00000000000000000000000000000100 cell fill 3 20 0 0 0 0 0 0 00000000000000000000000000000101 cell fill 3 24 0 0 0 0 0 0 00000000000000000000000000000110 cell fill 3 28 0 0 0 0 0 0 00000000000000000000000000000111 cell fill 3 32 0 0 0 0 0 0 00000000000000000000000000001000 cell fill 3 36 0 0 0 0 0 0 00000000000000000000000000001001 cell fill 3 40 0 0 0 0 0 0 00000000000000000000000000001010 cell fill 3 44 0 0 0 0 0 0 00000000000000000000000000001011 cell fill 3 48 0 0 0 0 0 0 00000000000000000000000000001100 cell fill 3 52 0 0 0 0 0 0 00000000000000000000000000001101 cell fill 3 56 0 0 0 0 0 0 00000000000000000000000000001110 cell fill 3 60 0 0 0 0 0 0 00000000000000000000000000001111 cell fill 3 64 0 0 0 0 0 0 00000000000000000000000000010000 cell fill 3 68 0 0 0 0 0 0 00000000000000000000000000010001 cell fill 3 72 0 0 0 0 0 0 00000000000000000000000000010010 cell fill 3 76 0 0 0 0 0 0 00000000000000000000000000010011 cell fill 3 80 0 0 0 0 0 0 00000000000000000000000000010100 cell fill 3 84 0 0 0 0 0 0 00000000000000000000000000010101 cell fill 3 88 0 0 0 0 0 0 00000000000000000000000000010110 cell fill 3 92 0 0 0 0 0 0 00000000000000000000000000010111 cell fill 3 96 0 0 0 0 0 0 00000000000000000000000000011000 cell fill 3 100 0 0 0 0 0 0 00000000000000000000000000011001 cell fill 3 104 0 0 0 0 0 0 00000000000000000000000000011010 cell fill 3 108 0 0 0 0 0 0 00000000000000000000000000011011 cell fill 3 112 0 0 0 0 0 0 00000000000000000000000000011100 cell fill 3 116 0 0 0 0 0 0 00000000000000000000000000011101 cell fill 3 120 0 0 0 0 0 0 00000000000000000000000000011110 cell fill 3 124 0 0 0 0 0 0 00000000000000000000000000011111 cell fill 3 128 0 0 0 0 0 0 00000000000000000000000000100000 cell fill 3 132 0 0 0 0 0 0 00000000000000000000000000100001 cell fill 3 136 0 0 0 0 0 0 00000000000000000000000000100010 cell fill 3 140 0 0 0 0 0 0 00000000000000000000000000100011 cell fill 3 144 0 0 0 0 0 0 00000000000000000000000000100100 cell fill 3 148 0 0 0 0 0 0 00000000000000000000000000100101 cell fill 4 0 0 0 0 0 0 0 0 cell fill 4 8 0 0 0 0 0 0 1 cell fill 4 16 0 0 0 0 0 0 0 cell fill 4 24 0 0 0 0 0 0 1 cell fill 4 32 0 0 0 0 0 0 0 cell fill 4 40 0 0 0 0 0 0 1 cell fill 4 48 0 0 0 0 0 0 0 cell fill 4 56 0 0 0 0 0 0 1 cell fill 5 0 0 0 0 0 0 0 0 cell fill 5 4 0 0 0 0 0 0 1 cell fill 5 8 0 0 0 0 0 0 0 cell fill 5 12 0 0 0 0 0 0 1 cell fill 5 16 0 0 0 0 0 0 0 cell fill 5 20 0 0 0 0 0 0 1 cell fill 5 24 0 0 0 0 0 0 0 cell fill 5 28 0 0 0 0 0 0 1 cell fill 5 32 0 0 0 0 0 0 0 cell fill 5 36 0 0 0 0 0 0 1 cell fill 5 40 0 0 0 0 0 0 0 cell fill 5 44 0 0 0 0 0 0 1 cell fill 5 48 0 0 0 0 0 0 0 cell fill 5 52 0 0 0 0 0 0 1 cell fill 5 56 0 0 0 0 0 0 0 cell fill 5 60 0 0 0 0 0 0 1 time info 50 50 10 10 50 50 1 1 psCLK font save -14 0 400 49 0 0 0 0 Times New Roman src mod 0 1400698880 29654345 6 0 0 0 0 Integration.vhd utd false 0 0 0 0 0 0 0 0 cellenab on 0 0 0 0 0 0 0 0 grid on 0 0 0 0 0 0 0 0 com add 1 0 10 163 9 0 -67 0 Waveform created by HDL Bencher 4.1i Source = Integration.vhd Sun Aug 08 17:50:36 2004 type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 2 0 0 0 0 0 byteVECTORDOWNTO type info 31 0 2 0 0 0 0 0 1BITDOWNTO type info 31 0 0 0 0 0 0 0 bit_vectorVECTORDOWNTO type info -2147483647 2147483647 0 0 0 0 0 0 integerINTEGERTO type info 31 0 0 0 0 0 0 0 STD_ULOGIC_VECTORVECTORDOWNTO type info 31 0 0 0 0 0 0 0 qqBITDOWNTO type info 2 0 0 0 0 0 0 0 mybyteVECTORDOWNTO type info 2 0 0 0 0 0 0 0 bitBITDOWNTO type info 31 0 0 0 0 0 0 0 logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 vlbit_1dBITDOWNTO type info 3 0 0 0 0 0 0 0 sizeVECTORDOWNTO type info 31 0 0 0 0 0 0 0 UnsignedVECTORDOWNTO type info 31 0 0 0 0 0 0 0 machine_cycle_statesBITDOWNTO type info 7 0 0 0 0 0 0 0 memvVECTORDOWNTO type info 7 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 7 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 7 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 7 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 7 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 7 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_ULOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO val info 1 0 0 0 0 0 0 0 `F_DEASSERT4 val info 1 0 0 0 0 0 0 0 `s11 val info 0 0 0 0 0 0 0 0 c_reg0 val info 1 0 0 0 0 0 0 0 `Q25 val info 0 0 0 0 0 0 0 0 width4 val info 1 0 0 0 0 0 0 0 `C_READ5 val info 1 0 0 0 0 0 0 0 `C_WRITE4 val info 1 0 0 0 0 0 0 0 `C_P_CHRG2 val info 1 0 0 0 0 0 0 0 `C_ACTIVE3 val info 1 0 0 0 0 0 0 0 `C_L_MODE0 val info 1 0 0 0 0 0 0 0 `F_IDLE1 val info 1 0 0 0 0 0 0 0 `F_ASSERT2 val info 0 0 0 0 0 0 0 0 c_unsigned0 val info 1 0 0 0 0 0 0 0 `C_NOP7 val info 1 0 0 0 0 0 0 0 `C_REFRSH1 val info 1 0 0 0 0 0 0 0 `s22 val info 1 0 0 0 0 0 0 0 `state_delay6 val info 1 0 0 0 0 0 0 0 `s33 val info 1 0 0 0 0 0 0 0 `FWIDTH32 val info 1 0 0 0 0 0 0 0 `s00 val info 1 0 0 0 0 0 0 0 `IF01 val info 0 0 0 0 0 0 0 0 440 val info 1 0 0 0 0 0 0 0 `D10 val info 0 0 0 0 0 0 0 0 c_signed0 val info 0 0 0 0 0 0 0 0 c_clear0 val info 0 0 0 0 0 0 0 0 12 val info 1 0 0 0 0 0 0 0 `BR00 val info 1 0 0 0 0 0 0 0 `s44 val info 1 0 0 0 0 0 0 0 `RES5 val info 1 0 0 0 0 0 0 0 `FCWIDTH2 val info 1 0 0 0 0 0 0 0 `TCKO0 val info 1 0 0 0 0 0 0 0 `IF23 val info 0 0 0 0 0 0 0 0 c_no_override0 val info 0 0 0 0 0 0 0 0 numaddr3 val info 1 0 0 0 0 0 0 0 `IF12 val info 1 0 0 0 0 0 0 0 `OD4 val info 1 0 0 0 0 0 0 0 `N5 val info 1 0 0 0 0 0 0 0 `FDEPTH4 val info 0 0 0 0 0 0 0 0 c_add0 val info 0 0 0 0 0 0 0 0 c_override0 opt vhdl87 0 0 0 0 0 0 0 0