info x 91 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic col x 257 0 0 0 0 0 0 0 radix x 2 0 0 0 0 0 0 0 entity name 0 0 0 0 0 0 0 0 signExtend term mark 32 0 0 0 0 0 0 0 vlib save 0 0 0 0 0 0 0 0 LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; var add 1 3 0 164 7 16 0 0 instinstd_logic_vector var add 2 7 0 164 8 18 0 0 extendoutstd_logic_vector vdone xxx 0 0 0 0 0 0 0 0 npos xxx 96 0 0 0 0 0 0 0 cell fill 1 0 0 0 0 0 0 0 0000 cell fill 1 2 0 0 0 0 0 0 0001 cell fill 1 4 0 0 0 0 0 0 0010 cell fill 1 6 0 0 0 0 0 0 0011 cell fill 1 8 0 0 0 0 0 0 0100 cell fill 1 10 0 0 0 0 0 0 0101 cell fill 1 12 0 0 0 0 0 0 0110 cell fill 1 14 0 0 0 0 0 0 0111 cell fill 1 16 0 0 0 0 0 0 1000 cell fill 1 18 0 0 0 0 0 0 1001 cell fill 1 20 0 0 0 0 0 0 1010 cell fill 1 22 0 0 0 0 0 0 1011 cell fill 1 24 0 0 0 0 0 0 1100 cell fill 1 26 0 0 0 0 0 0 1101 cell fill 1 28 0 0 0 0 0 0 1110 cell fill 1 30 0 0 0 0 0 0 1111 time info 50 50 10 10 50 50 0 1 ns font save -14 0 400 49 0 0 0 0 Times New Roman src mod 0 3453546240 29658560 6 0 0 0 0 signExtend.vhd utd false 0 0 0 0 0 0 0 0 cellenab on 0 0 0 0 0 0 0 0 grid on 0 0 0 0 0 0 0 0 com add 1 0 50 202 4 0 -67 0 Waveform created by HDL Bencher 4.1i Source = signExtend.vhd Sun Aug 29 16:38:19 2004 type info 0 0 0 0 0 0 0 0 qqBITDOWNTO type info 0 0 0 0 0 0 0 0 machine_cycle_statesBITDOWNTO type info 31 0 2 0 0 0 0 0 byteVECTORDOWNTO type info 31 0 0 0 0 0 0 0 bit_vectorVECTORDOWNTO type info -2147483647 2147483647 0 0 0 0 0 0 integerINTEGERTO type info -2147483647 2147483647 0 0 0 0 0 0 1BITTO type info 31 0 0 0 0 0 0 0 logic_vectorVECTORDOWNTO type info 7 0 0 0 0 0 0 0 memvVECTORDOWNTO type info 7 0 0 0 0 0 0 0 STD_ULOGICBITDOWNTO type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO type info 3 0 0 0 0 0 0 0 sizeVECTORDOWNTO type info 31 0 0 0 0 0 0 0 UnsignedVECTORDOWNTO type info 2 0 0 0 0 0 0 0 mybyteVECTORDOWNTO type info 2 0 0 0 0 0 0 0 bitBITDOWNTO type info 2 0 0 0 0 0 0 0 std_logicBITDOWNTO type info 2 0 0 0 0 0 0 0 vlbit_1dBITDOWNTO type info 31 0 0 0 0 0 0 0 STD_ULOGIC_VECTORVECTORDOWNTO val info 1 0 0 0 0 0 0 0 `D10 val info 0 0 0 0 0 0 0 0 c_signed0 val info 0 0 0 0 0 0 0 0 c_clear0 val info 0 0 0 0 0 0 0 0 12 val info 1 0 0 0 0 0 0 0 `BR00 val info 1 0 0 0 0 0 0 0 `s44 val info 1 0 0 0 0 0 0 0 `RES5 val info 1 0 0 0 0 0 0 0 `FCWIDTH2 val info 1 0 0 0 0 0 0 0 `TCKO0 val info 1 0 0 0 0 0 0 0 `IF23 val info 0 0 0 0 0 0 0 0 c_no_override0 val info 0 0 0 0 0 0 0 0 numaddr3 val info 1 0 0 0 0 0 0 0 `IF12 val info 1 0 0 0 0 0 0 0 `OD4 val info 1 0 0 0 0 0 0 0 `N5 val info 1 0 0 0 0 0 0 0 `FDEPTH4 val info 0 0 0 0 0 0 0 0 c_add0 val info 1 0 0 0 0 0 0 0 `F_DEASSERT4 val info 1 0 0 0 0 0 0 0 `s11 val info 0 0 0 0 0 0 0 0 c_reg0 val info 1 0 0 0 0 0 0 0 `Q25 val info 0 0 0 0 0 0 0 0 width4 val info 1 0 0 0 0 0 0 0 `C_READ5 val info 1 0 0 0 0 0 0 0 `C_WRITE4 val info 1 0 0 0 0 0 0 0 `C_P_CHRG2 val info 1 0 0 0 0 0 0 0 `C_ACTIVE3 val info 1 0 0 0 0 0 0 0 `C_L_MODE0 val info 1 0 0 0 0 0 0 0 `F_IDLE1 val info 1 0 0 0 0 0 0 0 `F_ASSERT2 val info 0 0 0 0 0 0 0 0 c_unsigned0 val info 1 0 0 0 0 0 0 0 `C_NOP7 val info 1 0 0 0 0 0 0 0 `C_REFRSH1 val info 1 0 0 0 0 0 0 0 `s22 val info 1 0 0 0 0 0 0 0 `state_delay6 val info 1 0 0 0 0 0 0 0 `s33 val info 1 0 0 0 0 0 0 0 `FWIDTH32 val info 1 0 0 0 0 0 0 0 `s00 val info 1 0 0 0 0 0 0 0 `IF01 val info 0 0 0 0 0 0 0 0 440 val info 0 0 0 0 0 0 0 0 c_override0 opt vhdl87 0 0 0 0 0 0 0 0