

The Main Point: How to design a Processor?

1. Analyse instruction requirements
2. Choose components
3. Assemble datapath meeting requirements
4. Determine control settings
5. Design the control

Today we consider a single cycle design

- Easy
- Long cycle time

Later we will look at faster implementations

- Multi-cycle
- Pipelined

COMP3211/9211

2004 S2 L08 P2

L08: Single Cycle Datapath & Control

Adapted from:


CS152: Computer Architecture and Engineering
Dave Patterson (www.cs.berkeley.edu/~pattsrn)

Copyright 1997 UCB

3a: Overview of the Instruction Fetch Unit

Common RTL operations:

- a) At start of cycle, fetch the instruction: $\text{mem}[\text{PC}]$
- b) At end of cycle, update the program counter:
 - Sequential Code: $\text{PC} \leftarrow \text{PC} + 4$
 - Branch and Jump: $\text{PC} \leftarrow \text{"something else"}$



COMP3211/9211


2004 S2 L08 P3

3b: Add & Subtract

$R[\text{rd}] \leftarrow R[\text{rs}] \text{ op } R[\text{rt}]$

Example: **addU** rd, rs, rt

- Ra, Rb, and Rw come from instruction's rs, rt, and rd fields
- ALUctr and RegWr: control logic after decoding the instruction





COMP3211/9211

2004 S2 L08 P4


3c: Logical Operations with Immediate

$$R[rt] \leftarrow R[rs] \text{ op ZeroExt}[imm16]$$





3d: Load Operations

$$R[rt] \leftarrow \text{Mem}[R[rs] + \text{SignExt}[imm16]] \quad \text{Example: lw rt, rs, imm16}$$




3e: Store Operations

$$\text{Mem}[R[rs] + \text{SignExt}[imm16]] \leftarrow R[rt] \quad \text{Example: sw rt, rs, imm16}$$



3f: The Branch Instruction




beq rs, rt, imm16

- mem[PC] Fetch the instruction from memory
- Equal $\leftarrow R[rs] == R[rt]$ Calculate the branch condition
- if (COND eq 0) Calculate the next instruction's address
 $PC \leftarrow PC + 4 + (\text{SignExt}(imm16) \times 4)$
 else
 $PC \leftarrow PC + 4$

Datapath for Branch Operations

beq rs, rt, imm16


Datapath generates condition (equal)



COMP3211/9211

2004 S2 L08 P9

Putting it All Together: A Single Cycle Datapath




COMP3211/9211

2004 S2 L08 P10

So what about the timing???

- Register file and ideal memory:
 - The CLK input is a factor ONLY during write operation
 - During read operation, behave as combinational logic:
 - Address valid => Output valid after "access time."

Critical Path (Load Operation) =
 PC's Clk-to-Q +
 Instruction Memory's Access Time +
 Register File's Access Time +
 ALU to Perform a 32-bit Add +
 Data Memory Access Time +
 Setup Time for Register File Write +
 Clock Skew



COMP3211/9211

2004 S2 L08 P11

And what about the cycle time???

Given the following timings:

PC: $t_{\text{setup}} = 0.5\text{ns}$	Mem: $t_{\text{setup}} = 1.0\text{ns}$
PC: $t_{\text{pd}} = 0.5\text{ns}$	Mem: $t_{\text{access}} = 2.0\text{ns}$
RegFile: $t_{\text{setup}} = 1.0\text{ns}$	Add/Sub: $t_{\text{comb}} = 4.0\text{ns}$
RegFile: $t_{\text{access}} = 2.0\text{ns}$	OR: $t_{\text{comb}} = 0.5\text{ns}$

Assume all other datapath & control components have zero delay.


What is the minimum time needed to fetch and execute an ADD instruction? What about ORI, LOAD, STORE, and BEQ?

What is the cycle time of our design?

COMP3211/9211

2004 S2 L08 P12

Step 4: Given Datapath: RTL → Control




COMP3211/9211

2004 S2 L08 P13

Meaning of the Control Signals (see 3 slides back)

Rs, Rt, Rd and lmed16 hardwired into datapath

nPC_sel: 0 \Rightarrow PC \leftarrow PC + 4; 1 \Rightarrow PC \leftarrow PC + 4 + SignExt(Imm16) || 00




COMP3211/9211

2004 S2 L08 P14

Meaning of the Control Signals (see 4 slides back)

- ExtOp: "zero", "sign"
- ALUSrc: 0 \Rightarrow regB; 1 \Rightarrow immed
- ALUctr: "add", "sub", "or"
- MemWr: write memory
- MemtoReg: 1 \Rightarrow Mem
- RegDst: 0 \Rightarrow "rt"; 1 \Rightarrow "rd"
- RegWr: write dest register



COMP3211/9211

2004 S2 L08 P15

Control Signals

inst Register Transfer

- | | | |
|-------|--|------------------------|
| ADD | $R[rd] \leftarrow R[rs] + R[rt];$ | $PC \leftarrow PC + 4$ |
| | $ALUSrc = \text{RegB}, ALUctr = \text{"add"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$ | |
| SUB | $R[rd] \leftarrow R[rs] - R[rt];$ | $PC \leftarrow PC + 4$ |
| | $ALUSrc = \text{RegB}, ALUctr = \text{"sub"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$ | |
| ORi | $R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{Imm16});$ | $PC \leftarrow PC + 4$ |
| | $ALUSrc = \text{Im}, \text{Extop} = \text{"Z"}, ALUctr = \text{"or"}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$ | |
| LOAD | $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})];$ | $PC \leftarrow PC + 4$ |
| | $ALUSrc = \text{Im}, \text{Extop} = \text{"Sn"}, ALUctr = \text{"add"}, \text{MemtoReg}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$ | |
| STORE | $\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs];$ | $PC \leftarrow PC + 4$ |
| | $ALUSrc = \text{Im}, \text{Extop} = \text{"Sn"}, ALUctr = \text{"add"}, \text{MemWr}, nPC_sel = \text{"+4"}$ | |
| BEQ | if ($R[rs] == R[rt]$) then $PC \leftarrow PC + \text{sign_ext}(\text{Imm16}) 00$ else $PC \leftarrow PC + 4$ | |
| | $nPC_sel = \text{EQUAL}, ALUctr = \text{"sub"}$ | |

COMP3211/9211

2004 S2 L08 P16

Step 5: Logic for each control signal

nPC_sel \Leftarrow if (OP == BEQ) then EQUAL else 0

ALUSrc \Leftarrow if (OP == "000000") then "regB"
else "immed"

ALUctr \Leftarrow if (OP == "000000") then funct
elseif (OP == ORi) then "OR"
elseif (OP == BEQ) then "sub"
else "add"

ExtOp \Leftarrow if (OP == ORi) then "zero" else "sign"

MemWr \Leftarrow (OP == Store)

MemtoReg \Leftarrow (OP == Load)

RegWr \Leftarrow if ((OP == Store) || (OP == BEQ)) then 0
else 1

RegDst \Leftarrow if ((OP == Load) || (OP == ORi)) then 0
else 1

COMP3211/9211

2004 S2 L08 P17

A Summary of the Control Signals

Predefined Codes (see Appendix A)	func	10 0000	10 0010	We Don't Care :-)				
	op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
		add	sub	ori	lw	sw	beq	jump
RegDst		1	1	0	0	x	x	x
ALUSrc		0	0	1	1	1	0	x
MemtoReg		0	0	0	1	x	x	x
RegWrite		1	1	1	1	0	0	0
MemWrite		0	0	0	0	1	0	0
nPCsel		0	0	0	0	0	1	0
Jump		0	0	0	0	0	0	1
ExtOp		x	x	0	1	1	x	x
ALUctr<2:0>		Add	Subtract	Or	Add	Add	Subtract	xxx


	31	26	21	16	11	6	0						
R-type	op		rs		rt		rd		shamt		funct		add, sub
I-type	op		rs		rt		immediate						ori, lw, sw, beq
J-type	op		target address										jump

COMP3211/9211

2004 S2 L08 P18

Local Decoding of ALU control signal


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop<N:0>	"R-type"	Or	Add	Add	Subtract	xxx



COMP3211/9211

2004 S2 L08 P19

The Encoding of ALUop




- For the MIPS subset we consider here, ALUop has to be 2 bits wide to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)...

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	xxx

COMP3211/9211

2004 S2 L08 P20

The Decoding of the “func” Field



func<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than

COMP3211/9211

ALU control as defined in Ch 4

ALUctr	ALUctr<2:0>	ALU Operation
	000	And
	001	Or
	010	Add
	110	Subtract
	111	Set-on-less-than

2004 S2 L08 P21

The Truth Table for ALUctr

func<3:0>		Instruction Op.			
0000		add			
0010		subtract			
0100		and			
0101		or			
1010		set-on-less-than			

ALUop			func				ALU Operation	ALUctr		
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>		bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	1	0
0	x	1	x	x	x	x	Subtract	1	1	0
0	1	x	x	x	x	x	Or	0	0	1
1	x	x	0	0	0	0	Add	0	1	0
1	x	x	0	0	1	0	Subtract	1	1	0
1	x	x	0	1	0	0	And	0	0	0
1	x	x	0	1	0	1	Or	0	0	1
1	x	x	1	0	1	0	Set on <	1	1	1

COMP3211/9211

2004 S2 L08 P22

The Logic Equation for ALUctr<2>

ALUop			func				ALUctr<2>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

This makes func<3> a don't care

ALUctr<2> = !ALUop<2> & ALUop<0> +
ALUop<2> & !func<2> & func<1> & !func<0>

COMP3211/9211

2004 S2 L08 P23

The Logic Equation for ALUctr<1>

ALUop			func				ALUctr<1>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	0	0	x	x	x	x	1
0	x	1	x	x	x	x	1
1	x	x	0	0	0	0	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

ALUctr<1> = !ALUop<2> & !ALUop<1> +
ALUop<2> & !func<2> & !func<0>

COMP3211/9211

2004 S2 L08 P24

The Logic Equation for ALUctr<0>


ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	1	x	x	x	x	x	1
1	x	x	0	1	0	1	1
1	x	x	1	0	1	0	1

$$\begin{aligned}
 \text{ALUctr<0>} &= \text{!ALUop<2>} \& \text{ALUop<1>} \\
 &+ \text{ALUop<2>} \& \text{!func<3>} \& \text{func<2>} \& \text{!func<1>} \& \text{func<0>} \\
 &+ \text{ALUop<2>} \& \text{func<3>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}
 \end{aligned}$$

COMP3211/9211

2004 S2 L08 P25

The ALU Control Block



$$\begin{aligned}
 \text{ALUctr<2>} &= \text{!ALUop<2>} \& \text{ALUop<0>} + \\
 &\quad \text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>} \\
 \text{ALUctr<1>} &= \text{!ALUop<2>} \& \text{!ALUop<1>} + \\
 &\quad \text{ALUop<2>} \& \text{!func<2>} \& \text{!func<0>} \\
 \text{ALUctr<0>} &= \text{!ALUop<2>} \& \text{ALUop<1>} + \\
 &\quad \text{ALUop<2>} \& \text{!func<3>} \& \text{func<2>} \& \text{!func<1>} \& \text{func<0>} + \\
 &\quad \text{ALUop<2>} \& \text{func<3>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}
 \end{aligned}$$

COMP3211/9211

2004 S2 L08 P26


Step 5: Logic for each control signal

$$\begin{aligned}
 \text{nPC_sel} &<= \text{if (OP == BEQ) then EQUAL else 0} \\
 \text{ALUSrc} &<= \text{if (OP == "Rtype") then "regB"} \\
 &\quad \text{else "immed"} \\
 \text{ALUctr} &<= \text{if (OP == "Rtype") then func} \\
 &\quad \text{elseif (OP == ORi) then "OR"} \\
 &\quad \text{elseif (OP == BEQ) then "sub"} \\
 &\quad \text{else "add"} \\
 \text{ExtOp} &<= \text{if (OP == ORi) then "zero" else "sign"} \\
 \text{MemWr} &<= (\text{OP == Store}) \\
 \text{MemtoReg} &<= (\text{OP == Load}) \\
 \text{RegWr:} &<= \text{if ((OP == Store) || (OP == BEQ)) then 0} \\
 &\quad \text{else 1} \\
 \text{RegDst:} &<= \text{if ((OP == Load) || (OP == ORi)) then 0} \\
 &\quad \text{else 1}
 \end{aligned}$$

COMP3211/9211

2004 S2 L08 P27

The "Truth Table" for the Main Control



op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop <2>	1	0	0	0	0	x
ALUop <1>	0	1	0	0	0	x
ALUop <0>	0	0	0	0	1	x

COMP3211/9211

2004 S2 L08 P28

The “Truth Table” for RegWrite


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0

- **RegWrite = R-type + ori + lw**

$$= !op<5> \& !op<4> \& !op<3> \& !op<2> \& !op<1> \& !op<0> \text{ (R-type)}$$

$$+ !op<5> \& !op<4> \& op<3> \& op<2> \& !op<1> \& op<0> \text{ (ori)}$$


$$+ op<5> \& !op<4> \& !op<3> \& !op<2> \& op<1> \& op<0> \text{ (lw)}$$



COMP3211/9211

2004 S2 L08 P29


PLA Implementation of the Main Control



COMP3211/9211

2004 S2 L08 P30


Putting it All Together: A Single Cycle Processor



COMP3211/9211

2004 S2 L08 P31

Worst Case Timing (Load)



COMP3211/9211

2004 S2 L08 P32

Drawback of this Single Cycle Processor

- Long cycle time:
 - Cycle time must be long enough for the load instruction:
 - PC's Clock -to-Q +
 - Instruction Memory Access Time +
 - Register File Access Time +
 - ALU Delay (address calculation) +
 - Data Memory Access Time +
 - Register File Setup Time +
 - Clock Skew
- Cycle time for load is much longer than needed for all other instructions

Summary

- Single cycle datapath \Rightarrow CPI=1, CCT \Rightarrow long
- 5 steps to design a processor
 1. Analyze instruction set \Rightarrow datapath requirements
 2. Select set of datapath components & establish clock methodology
 3. Assemble datapath meeting the requirements
 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 5. Assemble the control logic
- Control is the hard part
- MIPS makes control easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates