


## L09: Multicycle Processor Design

Adapted from:

CS152: Computer Architecture and Engineering  
Dave Patterson ([www.cs.berkeley.edu/~patterson](http://www.cs.berkeley.edu/~patterson))

Copyright 1997 UCB


## Recap: A Single Cycle Datapath



COMP3211/9211

2004 S2 L09 P2

## Recap: The “Truth Table” for the Main Control




op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp (Symbolic)	“R-type”	Or	Add	Add	Subtract	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	0	1	0	0	0	x
ALUOp <0>	0	0	0	0	1	x

COMP3211/9211

2004 S2 L09 P3


## Recap: PLA Implementation of the Main Control



COMP3211/9211

2004 S2 L09 P4

## Recap: Systematic Generation of Control




- In our single-cycle processor, each instruction is realized by exactly one control command or “*microinstruction*”
  - in general, the controller is a finite state machine
  - microinstruction can also control sequencing (see later)

COMP3211/9211

2004 S2 L09 P5

## What's wrong with our CPI=1 processor?


Arithmetic & Logical



Load



Store



Branch



### Problems:


- Long cycle times due to long combinational delays
- All instructions take as much time as the slowest
- Real memory is not so nice as our idealized memory
  - cannot always get the job done in one (short) cycle

COMP3211/9211

2004 S2 L09 P6

## Approach to Reducing Cycle Times (Solving 1)

- Cut combinational dependency graph and insert register / latch
- Do same work in two fast cycles, rather than one slow one




- In order to minimize new cycle time we have to balance delays of circuits A & B

COMP3211/9211

2004 S2 L09 P7

## Partitioning the CPI=1 Datapath

- Add registers between smallest steps




- Want to balance time spent in each stage
  - Remember each cycle takes the same amount of time
  - The longest stage delay defines the cycle time

COMP3211/9211

2004 S2 L09 P8

## Basic Limits on Cycle Time

- Next address logic
  - $PC \leq \text{branch} ? PC + \text{offset} : PC + 4$
- Instruction Fetch
  - $\text{InstructionReg} \leq \text{Mem}[PC]$
- Register Access
  - $A \leq R[\text{rs}]$
- ALU operation
  - $R \leq A + B$
- Memory access
  - $R \leq \text{Mem}[\text{EA}]$
- Result store
  - $R[\text{rd}|\text{rt}] \leq R$
  - $\text{Mem}[\text{EA}] \leq B$




COMP3211/9211

2004 S2 L09 P9

## Tailor ex. steps to instruction needs (Solving 2)

Examples:

- R-type instructions don't access memory, so no need to have memory access cycle




- If the register file can do quick comparisons on register contents, branches don't need to perform ALU operations

COMP3211/9211


2004 S2 L09 P10

## Coping with long memory access times (Solving 3)

- Physics => fast memories are small (large memories are slow)



- => Use a hierarchy of memories




COMP3211/9211

2004 S2 L09 P11

## Multicycle Datapath Design

- Note insertion of registers to allow for shorter cycle times



COMP3211/9211

2004 S2 L09 P12

## Multicycle datapath control

- In a single cycle processor, each instruction is realized by exactly one set of control signals or control points
- In a multicycle processor, each instruction is completed in several cycles
  - each cycle has different control signals
  - instructions are realized by a sequence of control signal sets
- Follow the usual processor design steps to derive control logic

## Recall: Step-by-step Processor Design

Step 1: ISA => Logical Register Transfers

Step 2: Components of the Datapath

Step 3: RTL + Components => Datapath

Step 4: Datapath + Logical RTs => Physical RTs

Step 5: Physical RTs => Control


## Step 4: R-type (add, sub, . . .)

Logical Register Transfer

inst	Logical Register Transfers
ADDU	$R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4$

Physical Register Transfers

inst	Physical Register Transfers
ADDU	$IR \leftarrow MEM[pc]$
	$A \leftarrow R[rs]; B \leftarrow R[rt]$
	$S \leftarrow A + B$
	$R[rd] \leftarrow S; PC \leftarrow PC + 4$




## Step 4: Logical immediates

Logical Register Transfer

inst	Logical Register Transfers
ORI	$R[rt] \leftarrow R[rs] \text{ OR } zx(Im16); PC \leftarrow PC + 4$

Physical Register Transfers

inst	Physical Register Transfers
ORI	$IR \leftarrow MEM[pc]$
	$A \leftarrow R[rs]; B \leftarrow R[rt]$
	$S \leftarrow A \text{ or ZeroExt}(Im16)$
	$R[rt] \leftarrow S; PC \leftarrow PC + 4$




## Step 4 : Load

### Logical Register Transfer

**inst Logical Register Transfers**  
 LW  $R[rt] \leftarrow \text{MEM}(R[rs] + \text{sx}(\text{Im16}));$   
 $\text{PC} \leftarrow \text{PC} + 4$

### Physical Register Transfers

**inst Physical Register Transfers**  
 LW  
 $\text{IR} \leftarrow \text{MEM}[\text{pc}]$   
 $A \leftarrow R[rs]; B \leftarrow R[rt]$   
 $S \leftarrow A + \text{SignEx}(\text{Im16})$   
 $M \leftarrow \text{MEM}[S]$   
 $R[rd] \leftarrow M; \text{PC} \leftarrow \text{PC} + 4$




## Step 4 : Store

### Logical Register Transfer

**inst Logical Register Transfers**  
 SW  $\text{MEM}(R[rs] + \text{sx}(\text{Im16})) \leftarrow R[rt];$   
 $\text{PC} \leftarrow \text{PC} + 4$

### Physical Register Transfers

**inst Physical Register Transfers**  
 SW  
 $\text{IR} \leftarrow \text{MEM}[\text{pc}]$   
 $A \leftarrow R[rs]; B \leftarrow R[rt]$   
 $S \leftarrow A + \text{SignEx}(\text{Im16});$   
 $\text{MEM}[S] \leftarrow B; \text{PC} \leftarrow \text{PC} + 4$




## Step 4 : Branch

### Logical Register Transfer


**inst Logical Register Transfers**  
 BEQ if  $R[rs] == R[rt]$   
 then  $\text{PC} \leftarrow \text{PC} + \text{sx}(\text{Im16}) \parallel 00$   
 else  $\text{PC} \leftarrow \text{PC} + 4$

### Physical Register Transfers

**inst Physical Register Transfers**  
 BEQ|Eq  
 $\text{IR} \leftarrow \text{MEM}[\text{pc}]$   
 $A \leftarrow R[rs]; B \leftarrow R[rt]$   
 $\text{PC} \leftarrow \text{PC} + 4$




## Step 4 => Control Specification for multicycle proc



## Our Control Model


- State specifies control points and sets up Register Transfer
- Transfer occurs upon exiting state (same falling edge)



COMP3211/9211

2004 S2 L09 P25

## Traditional FSM Controller




COMP3211/9211

2004 S2 L09 P26

## Step 5: datapath + state diagram => control

- Translate RTs into control points
- Assign states
- Then go build the controller


## Mapping RTs to Control Points



COMP3211/9211

2004 S2 L09 P28

## Assigning States



COMP3211/9211

2004 S2 L09 P29

## Detailed Control Specification


State	Op field	Eq	Next	IR	PC	Ops	Exec	Mem	Write-Back
				en	sel	A B	Ex Sr ALU S	R W M	M-R Wr Dst
0000	?????	?	0001	1					
0001	BEQ	0	0011			1 1			
0001	BEQ	1	0010			1 1			
0001	R-type	x	0100			1 1			
0001	ori	x	0110			1 1			
0001	LW	x	1000			1 1			
0001	SW	x	1011			1 1			
0010	xxxxxx	x	0000		1 1				
0011	xxxxxx	x	0000		1 0				
R: 0100	xxxxxx	x	0101				0 1 fun 1		
0101	xxxxxx	x	0000		1 0				0 1 1
ORI: 0110	xxxxxx	x	0111				0 0 or 1		
0111	xxxxxx	x	0000		1 0				0 1 0
LW: 1000	xxxxxx	x	1001				1 0 add 1		
1001	xxxxxx	x	1010					1 0 1	
1010	xxxxxx	x	0000		1 0				1 1 0
SW: 1011	xxxxxx	x	1100				1 0 add 1		
1100	xxxxxx	x	0000		1 0			0 1	

COMP3211/9211

2004 S2 L09 P30

## Controller Design


- The state diagrams that define the controller for an instruction set processor are highly structured
- Use this structure to construct a simple "microsequencer"
- Control reduces to programming this very simple device
  - Microprogramming



COMP3211/9211

2004 S2 L09 P31


## "Macroinstruction" Interpretation




COMP3211/9211

2004 S2 L09 P32


### Example: Jump Counter



### Using a Jump Counter



### Our Microsequencer



### Microprogram Control Specification

$\mu$ PC	Taken	Next	IR	PC	Ops	Exec	Mem	Write-Back
			en	sel	A B	Ex Sr ALU S	R W M	M-R Wr Dst
0000	?	inc	1					
0001	0	load			1 1			
0001	1	inc			1 1			
0010	x	zero		1 1				
0011	x	zero		1 0				
0100	x	inc				0 1 fun 1		
0101	x	zero		1 0				0 1 1
0110	x	inc				0 0 or 1		
0111	x	zero		1 0				0 1 0
1000	x	inc				1 0 add 1	1 0 1	
1001	x	inc						
1010	x	zero		1 0				1 1 0
1011	x	inc				1 0 add 1	0 1	
1100	x	zero		1 0				



## Mapping ROM

R-type	000000	0100
BEQ	000100	0011
ori	001101	0110
LW	100011	1000
SW	101011	1011

## Exercise

For the given micro-sequencer, list the addresses of the microinstructions that are read in order to execute the following program segment:

```

                SW    $0, 10($3)
                LW    $1, 10($3)
                BEQ    $0, $1, L1
                SUB    $5, $6, $7
L1:            SW    $5, 20($3)
    
```


## Performance Evaluation

- What is the average CPI?
  - state diagram gives CPI for each instruction type
  - workload gives frequency of each type

Type	CPI <sub>i</sub> for type	Frequency	CPI <sub>i</sub> x freq <sub>i</sub>
Arith/Logic	4	40%	1.6
Load	5	30%	1.5
Store	4	10%	0.4
branch	3	20%	0.6
Average CPI:4.1			


- Improvement achieved if  
 $4.1 * CC(\text{multicycle}) < 1 * CC(\text{single cycle})$

## How Effectively are we utilizing our hardware?



- Example: memory is used twice, at different times
  - Ave mem access per inst =  $1 + \text{Freq}(\text{lw}) + \text{Freq}(\text{sw}) \sim 1.4$
  - if CPI is 4.1, imem utilization =  $1/4.1$ , dmem =  $0.4/4.1$
- We could reduce HW without hurting performance
  - extra control

## “Princeton” Organization: Making better use of memory




- Single memory for instruction and data access
  - memory utilization  $\rightarrow 1.4/4.1$
- In this case our state diagram does not change
  - several additional control signals
  - must ensure each bus is only driven by one source on each cycle

COMP3211/9211

2004 S2 L09 P41

## Alternative representation of multicycle datapath


- Miminizes Hardware: 1 memory, 1 adder



COMP3211/9211

2004 S2 L09 P42


## Controlling Memory



COMP3211/9211

2004 S2 L09 P43

## Controller handles non-ideal memory




COMP3211/9211

2004 S2 L09 P44

## Time-state Control Path

- **Another approach to control implementation**
- **Local decode and control at each stage**



COMP3211/9211

2004 S2 L09 P45

## Summary

- **Disadvantages of the Single Cycle Processor**
  - Long cycle time
  - Cycle time is too long for all instructions except the Load
- **Multiple Cycle Processor:**
  - Divide the instructions into smaller steps
  - Execute each step (instead of the entire instruction) in one cycle
- **Partition datapath into equal size chunks to minimize cycle time**
- **Control is specified by finite state diagram**
- **Specialized state diagrams easily captured by microsequencer**
  - simple increment & “branch” fields
  - datapath control fields

COMP3211/9211

2004 S2 L09 P46

## Overview of Control

**Control may be designed using one of several initial representations. The choice of sequence control, and how logic is represented, can then be determined independently; the control can then be implemented with one of several methods using a structured logic technique.**

	Finite State Diagram	Microprogram
Initial Representation		
Sequencing Control	Explicit Next State Function	Microprogram counter + Dispatch ROMs
Logic Representation	Logic Equations	Truth Tables
Implementation Technique	PLA <i>"hardwired control"</i>	ROM <i>"microprogrammed control"</i>

COMP3211/9211

2004 S2 L09 P47

## Microprogramming Pros and Cons

- **Ease of design**
- **Flexibility**
  - Easy to adapt to changes in organization, timing, technology
  - Can make changes late in design cycle, or even in the field
- **Can implement very powerful instruction sets (just more control memory)**
- **Generality**
  - Can implement multiple instruction sets on same machine.
  - Can tailor instruction set to application.
- **Compatibility**
  - Many organizations, same instruction set
- **Slow**
- **Costly to implement**

COMP3211/9211

2004 S2 L09 P48

## **Summary:**

### **Microprogramming one inspiration for RISC**

- If simple instruction could execute at very high clock rate...
- If you could even write compilers to produce microinstructions...
- If most programs use simple instructions and addressing modes...
- If microcode is kept in RAM instead of ROM so as to fix bugs ...
- If same memory used for control memory could be used instead as cache for “macroinstructions”...
- Then why not skip instruction interpretation by a microprogram and simply compile directly into lowest language of machine? (microprogramming is overkill when ISA matches datapath 1-1)