

**12<sup>th</sup> IEEE VLSI Design and Test Symposium**

July 23-26, 2008

Venue: Learning Centre, Wipro Campus, Electronics City, Bangalore, India

Sponsored by:

<http://vlsi-india.org/vsi/>

THE ARCHITECTURE FOR THE DIGITAL WORLD®

Corporate Sponsor



In Co-operation with:



IEEE CAS Bangalore Chapter

**Advance Program for July 23, 2008 (Wednesday) - Day-1**

08.30 AM - 9.30 AM	Registration and Breakfast		
09.30 AM - 11.00 AM	<b>Session 1A: Tutorial – I</b> <b>RF Design and Test</b> Venue: Room-Coral	<b>Session 1B: Tutorial – II-A</b> <b>Low-power</b> Venue: Room-Mermaid	<b>Session 1C: Tutorial – III</b> <b>Design Verification Methodologies</b> Venue: Room-Oyster
	<b>RFIC Design and Testing for Wireless Communications</b> <i>Vishwani Agrawal and Foster Dai, (Auburn University)</i>	<b>SoC Power Management Architecture Design and Verification</b> <i>Bhanu Kapoor, Mimasac; Shankar Hemmady, Synopsys; and Sandeep Aggarwal, TI India</i>	<b>Holistic Verification: Myth or The Magic Bullet?</b> <i>Pradip Thaker, Analog Devices</i>
11.00 AM - 11.30 AM	Tea Break		
11.30 AM - 01.00 PM	Tutorial Continues	Tutorial Continues	<b>III – B Foundations of Design Verification- Formal and Functional Approaches</b> <i>Ansuman Banerjee; Kausik Datta; and Amit Roy (Interra Systems India Pvt. Ltd.)</i>
01.00 PM - 02.00 PM	Lunch		
02.00 PM - 03.00 PM	Tutorial Continues	Tutorial Continues	Tutorial Continues
03.00 PM - 03.30 PM	Tea Break		
03.30 PM - 05.30 PM	Tutorial Continues	<b>Session 1B-A: Tutorial – II-B</b> <b>Ultra Low-Power Processors for Embedded Systems</b> <i>Atul Lele (Texas Instruments) and Gurjit Singh Gill (Gill Instruments)</i>	<b>III – C Static Rule Checking and Cross-domain crossing</b> <i>Kaushik De, Synopsys</i>
<b>End of Day-1</b>			

**Tutorial – I: RF Design and Test**RFIC Design and Testing for Wireless Communications  
Vishwani Agrawal and Foster Dai (Auburn University)**Tutorial – II: Low-power Design**Part-1 (4 hrs) SoC Power Management Architecture Design and Verification  
Bhanu Kapoor, Mimasac; Shankar Hemmady, Synopsys; and Sandeep Aggarwal, TI IndiaPart-2 (2 hrs) Ultra Low-Power Processors for Embedded Systems  
Atul Lele (Texas Instruments) and Gurjit Singh Gill (Gill Instruments)**Tutorial – III: Design Verification Methodologies**Part-1 (1.5 hrs) Holistic Verification: Myth or The Magic Bullet?  
Pradip Thaker, Analog DevicesPart-2 (3 hrs) Foundations of Design Verification- Formal and Functional Approaches  
Ansuman Banerjee; Kausik Datta; and Amit Roy (Interra Systems India Pvt. Ltd.)Part-3 (1.5 hrs) Static Rule Checking and Cross-domain crossing  
Kaushik De, Synopsys

The speakers are expert practicing professionals in the respective areas. More details of the tutorial and biographies of the speakers are available from the VDAT website – <http://vlsi-india.org/events/vdat2008/tutorials.shtml>

**Information**

Please watch updates on VDAT at <http://vlsi-india.org/> The idea behind the VLSI Design And Test (VDAT) Symposium is to promote Research and Development on all aspects of VLSI in India. This symposium is a forum for free discussion of hot and emerging topics in VLSI. It provides a meeting place for VLSI professionals working in India and abroad. We have been holding this event since 1998, and the participation in the event has steadily gone up every year. The VLSI Industry in India and academic community working in the area of VLSI has provided immense support to the symposium.

VDAT is sponsored by the **VLSI Society of India**. Please consult <http://vlsi-india.org/vsi/> for more information on VSI's mission and goals. If you are unable to view the page, please send a mail to [vdat@vlsi-india.org](mailto:vdat@vlsi-india.org) for a softcopy of the application form.

Consult <http://vlsi-india.org/vsi/activities/index.shtml> for updates on the activities of the VLSI Society of India. If you wish to become a member of the VLSI Society of India, you can download the form from <http://vlsi-india.org/vsi/membership/index.shtml> (form is included at the end of this document).

## **Tutorial – I: RF Design and Test** **RFIC Design and Testing for Wireless Communications**

**Speakers: Vishwani Agrawal and Foster Dai, (Auburn University)**

The boom of wireless and mobile networks has led to an ever-increasing demand for high performance, low power, and low cost RFIC design. Advances in silicon and silicon-germanium based technologies can now provide highly integrated system-on-chip (SOC). With WLAN and cellular standards operating in very different frequency bands, market leading wireless solutions have to offer multi-mode interoperability with transparent worldwide usage. The increasing demand for wireless multimedia applications such as video streaming keeps pushing future wireless systems to support higher data rates at higher link reliability and over greater distances. A multiple-input multiple-output (MIMO) wireless system in combination with space-time signal processing allows increased data rate, improved transmission range and link reliability without additional costs in bandwidth or power. In spite of a significant motivation, the engineering education today lacks coverage of RFIC design and test techniques. Wireless networks provide plenty of design challenges with both academic and commercial values. This course provides information about fundamentals of wireless communication systems and building block designs of wireless transceivers.

The course starts with a discussion on multi-com radios for multi-standard coexistence issues on RFIC designs. It then focuses on wireless transceiver IC designs such as low-noise-amplifier (LNA), mixer, and voltage-controlled oscillator (VCO) designs. The course also presents advanced topics on RFIC testing for wireless transceivers. This one-day tutorial can best be described as introductory. It is suitable for engineers who did not have any experience with RFICs, those who work on IC design and wish to sharpen their understanding of modern methods, and engineering managers.

## **Tutorial – II: Low-power Design**

Part-1 (4 hrs) **SoC Power Management Architecture Design and Verification**

**Speakers: Dr. Bhanu Kapoor** (Mimasic), **Shankar Hemmady** (Synopsys), and **Sandeep Aggarwal** (TI India)

We are at the crossroads of some fundamental changes that are taking place in the semiconductor industry. Power consumption has become one of the most important differentiating factors for semiconductor products due to a major shift in the market towards handheld consumer devices. Power is a primary design criterion for bulk of the semiconductor designs now. Power is a key reason behind the shift towards multi-core designs as increase in power consumption limits increases in clock speed at the rate we have seen in the past.

Voltage is the strongest handle for managing chip power consumption. Dynamic power is proportional to the square of supply voltage and leakage power has a linear relationship with it. In addition, leakage power has an exponential relationship with the threshold voltage of the device. This implies that if voltage can be controlled to optimally meet the performance then there can be much to be gained in terms of power savings.

This tutorial focuses on introducing fundamentals of the SoC power management design and verification to the attendees. We look in detail at some of key power management techniques that leverage voltage as a handle: Power Gating (PG), Power Gating with Retention (RPG), Multiple Supply Voltages (MSV), Dynamic Voltage Scaling (DVS), Adaptive Voltage Scaling (AVS), Multi-Threshold CMOS (MTCMOS), and Active Body Bias (ABB).

The use of above mentioned techniques imply certain power management architecture design and partitioning of design in terms of voltage islands that are controlled through power management signals. We look at the challenges in power management architecture design utilizing some examples that incorporate state-of-the-art power management techniques. The use of above mentioned techniques also imply new challenges in validation of designs as new power states are created. We look into the characteristics of typical power states that exist in such designs and detail the techniques used in design validation. Techniques that leverage simulation, formal, and rule-based techniques are described in detail using examples. We make use of industrial design examples to aid explanation of these points.

Part-2 (2 hrs) **Ultra Low-Power Processors for Embedded Systems**

**Speakers: Atul Lele** (Texas Instruments) and **Gurjit Singh Gill** (Gill Instruments)

Providing electrical power to operate an embedded system can be a challenge, since the system may be a portable or an implanted device and has to rely on batteries or harvested energy. With the growth of mobile Internet devices, which support a rich set of media applications, conserving mission-mode power requires careful consideration so as to avoid frequent recharging of batteries. In implanted devices, it may be virtually impossible to change or recharge batteries. As examples, consider a camera that can be implanted into the eye of a blind/partially blind person, or a wireless sensor network node that can be implanted in a locket that is placed on a wild animal for tracking its movements. Architectural breakthroughs are required to reduce the power dissipation of the processor to Pico watts and still be able to provide adequate processing speed. In this tutorial, we will discuss the principles of operation of an ultra low-power processor, which is popularly used in several embedded applications. We will also provide an overview of several emerging applications such as biomedical engineering where such processors are used.

## **Tutorial – III: Verification**

Part-1 (1.5 hrs) **Holistic Verification: Myth or The Magic Bullet?**

**Pradip Thaker**, Analog Devices

With advances in submicron technologies over last decade, multi-million gate ICs have become a cliché. With growth in size of the design, the diversity in functionality on a single-chip has proportionally grown while the time-to-market pressures have remained unchanged. On a single-die, it is common to have variety of combinations of newly developed digital as well as mixed-signal/analog circuits, integration of in-house and/or 3rd party IPs, integration of mega-blocks such as RAMs and ROMs, single or multiple instances of processor core(s), implementation of newly developed algorithms or standards with strict requirement for logical and electrical compliance, variety of standard and non-standard interfaces, integration of building blocks created through orthogonal design flows such as RTL and custom design. With convergence of these multiple disciplines on a single-die, verification of such IC is beyond the scope of any single verification approach. Even brute-force cumulative deployment of all verification techniques each of which is traditionally used to tackle a respective challenge is insufficient to produce high-quality robust first silicon. In this presentation, a holistic verification strategy will be defined and discussed with aim to provide guidelines for high-confidence verification sign-off of high-end multi-million gate devices with feature and flow diversities. Trade-offs of various emerging and incumbent verification techniques will be presented along with best practices from both, academics and industry.

Part-2 (3 hrs) **Foundations of Design Verification- Formal and Functional Approaches**

**Ansuman Banerjee; Kausik Datta; and Amit Roy** (Interra Systems India Pvt. Ltd.)

Design verification is the process of ensuring that a design meets its specifications. This tutorial introduces the concept of hardware design verification, and briefly covers the different methods of design verification and their respective strengths and weaknesses. On one hand, in this discussion, we intend to provide an in-depth understanding of formal verification with discussion on symbolic and SAT-based approaches along with a comprehensive overview of the basic building blocks of a formal verification tool. On the other hand, we discuss in detail the established principle of simulation-based functional validation along with state-of-the-art developments in this area. In the concluding part of the discussion, we mention two advanced issues of interest in the verification community today. The tutorial will also involve brief demos of some verification tools available in the public domain.

Part-3 (1.5 hrs) **Static Rule Checking and Cross-domain crossing**

**Kaushik De**, Synopsys

As design complexities are growing, design verification problem is exploding. Simulation remains the main vehicle for design verification. However, design complexities make it extremely difficult to cover all cases of the design. Formal verification are used to prove properties of the design, however the capacity of the tool remains an obstacle. In addition, Formal verification technology usage requires deep expertise. Static Checker technology offers another very good alternative, which can identify potential issues in the design by doing static analysis of the design. For example, it can identify if the design can have simulation synthesis mismatch or potential race condition during simulation, or operand type or width mismatch, unintentional latch in the design, etc. In addition, it can detect many fundamental issues such as clock/reset/connectivity, etc. It can also detect correctness in signal connectivity in multi-power domain designs. Hence, deployment of static checker technology will greatly enhance the design verification capability.

The modern designs have many clock domains, and special care need to be taken in designing the part where signal traverses from one clock domain to another. Designing and verifying interaction between signals between asynchronous clock domains is major challenge, because signals crossing clock domains need to follow strict rules to ensure correct functionality. Many design re-spin happens due to bug in clock-domain crossing issues. In order to verify correctness of clock-domain crossing, comprehensive methodology needs to be followed encompassing structural, formal and simulation techniques.

<b>Advance Program for July 24, 2008 (Thursday) - Day-2</b>	
<b>VLSI Education Day</b>	
08.00 AM - 09.00 AM	<b>Registration and Breakfast</b>
09.00 AM - 09.30 AM	<b>Inauguration</b>
09.30 AM - 10.30 AM	<b>Session 2A-1: Keynote Talk</b> <b>Teaching and Research in Microelectronics at IIT Bombay- A view from Lake Powai</b> <b>Speaker: A.N.Chandorkar, IIT Bombay</b> <b>Chair: TBA</b> <b>Venue: Room-Coral</b>
10.30 AM - 11.00 AM	Tea Break
11.00 AM - 01.00 PM	<div style="display: flex; justify-content: space-between;"> <div style="width: 48%;"> <p style="text-align: center;"><b>Session 2A-2: Invited Talk</b> <b>Venue: Room-Coral</b></p> <p style="text-align: center;"><b>Analog and Mixed Signal Design – Need for a Curriculum Upgrade</b> <b>K.Radhakrishna Rao, TI India</b></p> <p>Analog circuits are an integral part of a signal chain, since the environmental attributes that we wish to measure or control, such as ambient temperature, atmospheric pressure, relative humidity, etc., are analog in nature. This talk will look at what upgrades are needed in today's curriculum to prepare the graduating engineer to the challenging task of designing, verifying, integrating, and testing analog circuits that are part of a system-on-chip.</p> </div> <div style="width: 48%;"> <p style="text-align: center;"><b>Session 2A-3:</b> <b>Venue: Room-Mermaid</b></p> <p style="text-align: center;"><b>Discussion</b> <b>Creating more Ph.D. holders in Cutting Edge Technologies</b></p> <p><b>Moderator: Dipankar Nagchoudhuri, DA-IICT, Gujarat</b> <b>Panelists: Dinesh Sharma (IITB); G.S.Visweswaran (IIT Delhi); Sham Banerji (Texas Instruments India); and Debashis Dutta, Senior Director, Industrial Promotion - Electronics &amp; Hardware Manufacturing Division</b></p> <p>There is agreement that India needs more Ph.D. holders in cutting edge technologies such as system-on-chip integration, embedded systems, nanotechnology, biomedical applications, etc. Ph.D. holders are needed in the academia to teach effectively and create and sustain research programs. Ph.D. holders are needed in industry and government research labs to spec and define new products and to make the interaction between academia and industry more effective. In this discussion panel, we will invite some of the leaders from the three sectors to make a position statement about the projected need for Ph.D. holders and on what is being done to achieve this goal. An informal brainstorming session or mailing list will be announced where others can air their views.</p> </div> </div>
01.00 PM - 02.00 PM	Lunch
02.00 PM - 03.30 PM	<p style="text-align: center;"><b>Session 2A-4: Panel Discussion</b> <b>Venue: Room-Coral</b></p> <p style="text-align: center;"><b>Growing the Right Talent for a Growing Semiconductor Industry</b> <b>Moderator: C.P. Ravikumar (Texas Instruments)</b></p> <p><b>Panelists: Jaswinder Ahuja (India Semiconductor Association/Cadence), S. Karthik (Analog Devices India), Manav Subodh (Intel India), N.S. Murty (NXP Semiconductors), A. Vasudevan (Wipro)</b></p> <p>The semiconductor industry in India has come a long way in the past 20 years. Design companies have moved up from library cell design and characterization to full system-on-chip designs. CAD companies have moved from a predominantly "service-provider" mode to software product and IP development. Several start-up companies have also sprung up and some have achieved a degree of success. Some companies have also ventured into development of embedded systems. Sourcing the right talent for the growing semiconductor industry, retaining this talent, and growing the talent have been challenges the industry has faced for several reasons:</p> <ul style="list-style-type: none"> <li>• Confusing array of undergraduate and postgraduate programs (<i>Electrical, Electronics, Communications, IT, Computer</i> and permutations) with major overlaps in content</li> <li>• Unstructured campus placement (rush to get talent young, confusion between "IT" and semiconductor, improper talent matching)</li> <li>• Lowered entry bar for educational institutions in USA/Europe</li> <li>• Exalted expectations in compensation</li> <li>• Unrealistic expectations in work</li> <li>• Lack of "soft skills"</li> <li>• Lacking eco-system for growth</li> </ul> <p>The panelists will examine these issues and hint at how they have attempted to solve some of the problems in their own ways. While some of these problems can be attacked independently, collective community effort is needed to address the others - the panel will initiate a debate in this direction.</p>

03.30 PM –04.00 PM	Tea Break		
04.00 PM - 04.45 PM	<b>Session 2A-5: Research Scholar Forum</b> <b>Venue: Room-Coral</b> <b>Chair: C.P. Ravikumar (Texas Instruments)</b> Research Scholars will be invited to present a brief overview on their Ph.D. theses. Experts will be invited to attend the session and provide feedback.		
04.45 PM - 05.00 PM	Break		
05.00 PM - 06.00 PM	<b>Session 2A-6</b> <b>RF Design</b> <b>Chair: C.P. Ravikumar</b> <i>Texas Instruments India</i> <b>Venue: Room-Coral</b>	<b>Session 2B-6</b> <b>Digital Design</b> <b>Chair: C.R.Venugopal, SJCE</b> <b>Venue: Room-Mermaid</b>	<b>Session 2C-6</b> <b>Biomedical Applications</b> <b>Chair: Mahant S. Shetti, KarMic</b> <b>Venue: Room-Oyster</b>
	<b>A Pulse Width modulated DC-DC Buck Converter using On-chip Inductor</b> <i>Rohan Kesireddy; Jyothi Bhaskar Amarnadh; Genemala Haobijam; and Roy Paily* (IIT Guwahati)</i> <b>91 Poster Paper</b>	<b>Novel Circuits for Two's Complement of a Binary Number</b> <i>Rahul Badghare*; Raghavendra Deshmukh (VLSI Design Labs, VNIT, Nagpur); and Rajendra Patrikar (CRL, India)</i> <b>71 Poster Paper</b>	<b>Sensor Integration in an RFID Tag for Monitoring Biomedical Signals</b> <i>Sandeep Reddy Munnangi; Roy Paily*; Rakesh Singh Kshetrimaym; Genemala Haobijam; and Manikumar Kothamasu (IIT Guwahati)</i> <b>144 Poster Paper</b>
	<b>Design of an RF CMOS LNA using 0.25 micron Technology</b> <i>Pranjal Rastogi (Texas Instruments); Karthik Jayaraman (Analog/ RF Research group, Oregon State University, USA); and Rajnish Sharma* (BITS, PILANI)</i> <b>27 Poster Paper</b>	<b>High-Speed, High-Throughput Pipelined and Parallel Architecture for SPIHT algorithm</b> <i>Anilkumar Nandi* (BVB College of Engg. &amp; Tech)</i> <b>146 Poster Paper</b>	
<b>End of Day-2</b>			

Advance Program for July 25, 2008 (Friday) - Day-3			
08.00 AM - 09.30 AM	Registration and Breakfast		
09.30 AM - 10.30 AM	<b>Session 3A-1: Keynote Talk</b> <b>Venue:</b> Room-Coral <b>Enabling Systems on a Chip to Test Themselves</b> <b>Jacob A. Abraham, The University of Texas at Austin</b> <b>Chair: Shabbir Batterywala, Synopsys</b>		
10.30 AM - 11.00 AM	Tea Break		
11.00 AM – 12.00 PM	<b>Session 3A-2</b> <b>Analog-1</b> <b>Chair: Dinesh Sharma, IIT Bombay</b> <b>Venue:</b> Room-Coral	<b>Session 3B-2: Invited Talk</b> <b>Biomedical Applications</b> <b>Chair: Shyam Vasudev, Philips</b> <b>Software</b> <b>Venue:</b> Room-Mermaid	<b>Session 3C-2</b> <b>Testing-1</b> <b>Chair: Jacob A. Abraham, The</b> <b>University of Texas at Austin</b> <b>Venue:</b> Room-Oyster
	<b>High Speed CML Transmitter with on-chip PVT compensation for improved Gain and Linearity errors</b> <b>Navin Kumar*</b> ; Umesh Shukla; and Sankarareddy Kommareddi (IBM India Pvt Ltd) <b>42 Regular Paper</b>	<b>Connected Healthcare</b> <b>Dinesh Bhatia</b> University of Texas at Dallas	<b>Adapting Scan Compression to Designs</b> <b>Rohit Kapur*</b> ; Anshuman Chandra; Yasunari Kanzawa; and Tom Williams (Synopsys Inc.) <b>17 Embedded Tutorial</b>
	<b>Ultra Wideband Variable Gain Amplifier Design for Software Defined Radio Applications</b> <b>Neeraj Kumar; Parul Chopra; and Roy Paily* (IIT Guwahati)</b> <b>113 Regular Paper</b>		<b>Containing Switching Activity in Scan Compression</b> <b>Pramod Notiyath*</b> ; Tammy Fernandes; Ashok Anbalan; Santosh Kulkarni; Rajesh Uppuluri; Jyothirmoy Saikia; Glenn Boyer; Rohit Kapur; and Tom Williams (Synopsys Inc.) <b>162 Short Paper</b>
12.00 PM - 01.00 PM	<b>Session 3A-3: Invited Talk</b> <b>Moving Event Localization using Multihop Cellular Sensor Networks</b> <b>Uday B. Desai, IIT Bombay</b> <b>Chair: Dinesh Sharma, IIT Bombay</b>		<b>Session 3C-3: Invited Talk</b> <b>Venue:</b> Room- Dolphin <b>Low Power Verification - Overcoming the Challenges</b> <b>Srikanth Jadcherla, Synopsys Inc.</b> <b>System Verilog for VLSI Design - Prospects and Challenges</b> <b>N.S.Murty, NXP Semiconductors</b> <b>Chair: Subir Roy, TI India</b>
01.00 PM - 02.00 PM	Lunch		
02.00 PM - 03.00 PM	<b>Session 3B-3: Keynote Talk</b> <b>Venue:</b> Room-Coral <b>Electronic Design Evolution in India and Its Impact on Semiconductor Design</b> <b>Sudip Nandy, Wipro Technologies</b> <b>Chair: Shabbir Batterywala, Synopsys</b>		
03.00 PM - 04.00 PM	<b>Session 3A-4</b> <b>Analog-2</b> <b>Chair: G.S.Visweswaran, IIT Delhi</b> <b>Venue:</b> Room-Coral	<b>Session 3B-4</b> <b>Digital Design-1</b> <b>Chair: N.S.Murty, NXP</b> <b>Semiconductors</b> <b>Venue:</b> Room-Mermaid	<b>Session 3C-4</b> <b>Testing-2</b> <b>Chair: Sudhakar Reddy, University of Iowa; and Virender Singh</b> <b>Venue:</b> Room-Oyster
	<b>A CMOS Comparator Circuit Optimized for Power-Delay Product and Input-Output Isolation</b> <b>Amit Kumar Gupta (Cadence Design Systems, Noida); and Chetan Parikh* (DA-IICT Gandhinagar)</b> <b>10 Regular Paper</b>	<b>High Performance Elliptic Curve Crypto-processor for FPGA Platforms</b> <b>Chester Rebeiro; and Debdeep Mukhopadhyay* (Dept of CSE, IIT Madras)</b> <b>51 Regular Paper</b>	<b>Test Pattern Reduction by Simultaneously Pulsing Interaction Clocks</b> <b>Xijiang Lin* (Mentor Graphics Corp); Sudhakar Reddy (University of Iowa); and Irith Pomeranz (Purdue University)</b> <b>18 Regular Paper</b>
	<b>Performance Comparison of CNFET and CMOS Based Full Adders at The 32nm Technology Node</b> <b>Tarun Agrawal*</b> ; Anurag Sawhney; Abdul Kadir Kureshi; and Mohd. Hasan (Aligarh Muslim University) <b>93 Regular Paper</b>	<b>Mesh-of-Tree Based Network-on-Chip Architecture Using Virtual Channel Based Router</b> <b>Santanu Kundu*</b> ; and Santanu Chattopadhyay (IIT Kharagpur) <b>49 Regular Paper</b>	<b>On-chip Test Circuits for Fast Interconnects</b> <b>Rajkumar Satkuri*</b> ; Marshnil Dave; M. Shojaei Baghini; and Dinesh Sharma (IIT, Bombay) <b>32 Regular Paper</b>
04.00 PM - 04.15 PM	Tea Break		

04.15 PM - 05.15 PM	<p><b>Session 3A-5</b> <b>Analog-3</b> <b>Chair: A.N.Chandorkar, IIT Bombay</b> <b>Venue: Room-Coral</b></p> <p><b>Slew Rate Improvement Technique for High Frequency and Large Amplitude Signals</b> <b>Benny Thomas*</b>; and <b>Roy Paily (IIT Guwahati)</b> <b>133 Short Paper</b></p> <p><b>Selecting an Optimum Bias Current for An Auxiliary Amplifier in Gain Boosting Amplifier for Power Optimization</b> <b>Vinayak Pachkawade*</b> (VNIT, Nagpur); and <b>Rajendra Patrikar (CRL, India)</b> <b>130 Short Paper</b></p> <p><b>Design of Low Power Low Pass Filter for ECG Application With Deep Submicron Technology</b> <b>Amey M. Walke*</b>; <b>Waman S. Khokle (VNIT, Nagpur); and Rajendra Patrikar (CRL, India)</b> <b>117 Short Paper</b></p>	<p><b>Session 3B-5</b> <b>Digital Design-2</b> <b>Chair: C.P. Ravikumar Texas Instruments India</b> <b>Venue: Room-Mermaid</b></p> <p><b>Low Latency LSB First Bit-Parallel Systolic Multiplier over GF(2<sup>m</sup>)</b> <b>Hafizur Rahaman*</b>; <b>Prasenjit Ray;</b> and <b>Somsubhra Talapatra (BESUS)</b> <b>134 Short Paper</b></p> <p><b>Design, Simulation and Testing of a High Performance 15-4 Compressor</b> <b>Shubhajit Roy Chowdhury*</b>; <b>Aniruddha Roy; Aritra Banerjee; and Hiranmay Saha (Jadavpur University)</b> <b>61 Short Paper</b></p>	<p><b>Session 3C-5</b> <b>Testing-3</b> <b>Chair: Vishwani Agrawal, Auburn University</b> <b>Venue: Room-Oyster</b></p> <p><b>Cellular Automata and LFSR Coupling for Pattern Generation: A Feasibility Study</b> <b>Susmit Maity; Pushan Mitra; Prasenjit Ghosh; and Biplob Sikdar*</b> (Bengal Engg. And Science Univ.) <b>41 Regular Paper</b></p>
05.15 PM - 05.30 PM	Break		
05.30 PM - 07.00 PM	<p><b>Session 3A-6</b> <b>Timing</b> <b>Chair: C.P. Ravikumar Texas Instruments India</b> <b>Venue: Room-Coral</b></p> <p><b>Analysis And Comparison of Delay Elements and a New Delay Element Design</b> <b>Sujan Manohar*</b>; and <b>Pavan Torvi (Texas Instruments)</b> <b>46 Regular Paper</b></p> <p><b>Dynamic Profiling in Virtual Prototype Environment</b> <b>Praveen Kumar*</b> (NXP Semiconductors India Pvt L) <b>67 Poster Paper</b></p> <p><b>HCFG Based Approach for Evaluation of SMP Model for System-on-Chip Communication</b> <b>Ulhas Deshmukh*</b>; and <b>Vineet Sahula (Malaviya National Inst. of Tech. Jaipur)</b> <b>164 Poster Paper</b></p>	<p><b>Session 3B-6</b> <b>Digital Design-3</b> <b>Chair:</b> <b>Venue: Room-Mermaid</b></p> <p><b>Optimization of High-Performance RF MEMS Capacitive Shunt Switch for Phase- Shifter Applications at Ku band</b> <b>Avra Kundu*</b> (Jadavpur University); <b>Sasanko Maji (Indian Association for the Cultivation of Sciences); Bhaskar Gupta; Samir Lahiri; and Hiranmay Saha (Jadavpur University)</b> <b>86 Poster Paper</b></p>	<p><b>Session 3C-6</b> <b>Interconnect</b> <b>Chair: Rajeevan Chandel, NIT Hamirpur</b> <b>Venue: Room-Oyster</b></p> <p><b>Cross-talk Mitigation in Coupled VLSI Interconnects</b> <b>Gargi Khanna; Preeti Sharma; Rajeevan Chandel*</b> (NIT Hamirpur HP); <b>Sankar Sarkar (FET, Mody Institute of Tech. &amp; Sci., Rajasthan)</b> <b>37 Embedded Tutorial</b></p> <p><b>A Fast and Efficient Crosstalk Closure Methodology for Multi-million Gate SOCs</b> <b>Chirag Gupta*</b>; <b>Soujanya Sarkar (Texas Instruments India); and Saravanan Karunavel (Montalvo Systems)</b> <b>38 Regular Paper</b></p> <p><b>A Framework for Dynamic Analysis of SoC Power Grids at Planning Stage</b> <b>Jairam Sukumar*</b> (Texas Instruments India); and <b>Jayesh Jayarajan (Delhi College of Engineering)</b> <b>1 Poster Paper</b></p> <p><b>Bus Synchroniser technique used in Dynamic frequency Scaling</b> <b>Shalini Sharma*</b> (Freescale ) <b>35 Poster Paper</b></p>
07.15 PM - 08.45 PM	<b>Banquet Dinner</b>		
<b>End of Day-3</b>			

Advance Program for July 26, 2008 (Saturday) - Day-4			
08.30 AM - 09.30 AM	Registration and Breakfast		
09.30 AM - 10.30 AM	<p align="center"><b>Session 4A-1</b> <b>Keynote Talk</b> <b>Physical Design EDA Challenges for 32nm and Beyond</b> <i>Mysore Sriram, Intel</i> <b>Chair: Shabbir Batterywala, Synopsys</b> <b>Venue: Room-Coral</b></p>		
10.30 AM - 01.00 PM	<p align="center"><b>Session 4A-2</b> <b>Analog-4</b> <b>Chair: Sambuddha Bhattacharya, Synopsys</b> <b>Venue: Room-Coral</b></p>	<p align="center"><b>Session 4B-2</b> <b>Technology-1</b> <b>Chair: Shabbir Batterywala, Synopsys</b> <b>Venue: Room-Mermaid</b></p>	<p align="center"><b>Session 4C-2</b> <b>Low power-1</b> <b>Chair: Vishwani Agrawal, Auburn University</b> <b>Venue: Room-Oyster</b></p>
	<p>Macromodel based Fault simulation of Opamp using Parameters Estimation <i>Kiran Kumar Garje*; Srikanth Pam; Amitava Banerjee; Santosh Biswas; and Siddhartha Mukhopadhyay (IIT Kharagpur)</i> 161 Regular Paper</p>	<p>Metal Gate CMOS from the Device Variability Perspective <i>H. C. Srinivasaiah* (EPCEt); Navakant Bhat (Indian Institute of Science)</i> 15 Regular Paper</p>	<p>Dynamic Threshold PMOS Switch for Power Gating <i>Naushad Alam*; Abdul Kadir Kureshi; and Mohd. Hasan (Aligarh Muslim University)</i> 36 Regular Paper</p>
		<p>Analytical Modeling and Simulation of Fixed-Fixed beam RF MEMS Resonator <i>Vaishali Mungurwadi* (BVB College of Engg. &amp; Tech.); Uday Wali (KLE College Belgaum)</i> 142 Regular Paper</p>	<p>A History based Technique for Low Power Bus Encoding <i>Santanu Chattopadhyay*; and Srujan Reddy (IIT Kharagpur)</i> 19 Short Paper</p>
		<p>Presentation Design Methodology for a 2.5GHz Native Quad Core x86 Processor <i>Prasad Kuppa, AMD</i></p>	<p>Input Assignment Technique for low Power Circuit Testing <i>Subhadip Kundu*; Kanchan Manna (IIT KGP); Tapas Kr. Maiti (College of Engg. &amp; Management, Kolaghat); and Santanu Chattopadhyay (IIT Kharagpur)</i> 75 Short Paper</p> <p>Presentation <i>Jayantha Lahiri, ARM Embedded Technologies</i></p>
01.00 PM - 02.30 PM	Lunch		
02.30 PM - 04.00 PM	<p align="center"><b>Session 4A-4</b> <b>Memory-1</b> <b>Chair: Preeti Ranjan Panda, IIT Delhi</b> <b>Venue: Room-Coral</b></p>	<p align="center"><b>Session 4B-4</b> <b>Verification</b> <b>Chair: Subir Roy, Texas Instruments India</b> <b>Venue: Room-Mermaid</b></p>	<p align="center"><b>Session 4C-4</b> <b>Low power-2</b> <b>Chair: C.P. Ravikumar Texas Instruments India</b> <b>Venue: Room-Oyster</b></p>
	<p>Efficient Modeling of Memory Controllers in SystemC <i>Aravinda Thimmapuram*; and Raghunath Gannamaraju (NXP Semiconductors)</i> 83 Embedded Tutorial</p>	<p>Efficient ECO implementation using Logical Equivalence Checking <i>Sarveswara Tammali*; Mayank Jindal; and Shailesh Ghotgalkar (Texas Instruments)</i> 124 Embedded Tutorial</p>	<p>Power Estimation of Different Arbitration Techniques for On-Chip Bus Based Reconfigurable Soc Platform <i>Srinivasan N*; HemaChitra S; and Vanathi P. T. (PSG College of Technology)</i> 47 Short Paper</p>
	<p>600 MHz 18 Kb Ternary Content Addressable Memory <i>M Sultan M Siddiqui*; and G S Visweswaran (IIT Delhi)</i> 110 Regular Paper</p>	<p>Case Studies Towards a Platform Independent Framework for Formal Verification of Hybrid Systems <i>Kusum Lata (CEDT, IISc Bangalore); Jairam Sukumar* (Texas Instruments); Subir Roy (SDTC, TI India); H.S.Jamadagni (CEDT, IISc Bangalore)</i> 64 Regular Paper</p>	<p>Low Power Discrete time FIR Pulse Shaping Filter Design Algorithm using Linear Programming Technique <i>Shalini Sharma* (Freescale)</i> 59 Poster Paper</p>
	<p>March Test for Linked Faults in Random Access Memories <i>Sanjay Thakur* (Texas Instruments)</i> 82 Regular Paper</p>	<p>Functional Verification of Sleep Mode Operation in Low Power Designs at RTL <i>Rudra Mukherjee; Amit Srivastava*; Gargi Mukherji; and Abhishek Kesh (Mentor Graphics)</i> 90 Regular Paper</p>	<p>Leakage-aware Synthesis of Multilevel Logic Circuits based on BDD Manipulation and Output Phase Selection <i>Saurabh Chaudhury* (NIT Silchar); and Santanu Chattopadhyay (IIT Kharagpur)</i> 54 Poster Paper</p>
<p>A SEU Tolerant Distributed CLB RAM for In-Circuit Reconfiguration <i>Karthik Kumar Srivatsa; Shyam Venkatesh; N. Rama Subramaniam (IIT Madras); Shoaib Mohammad (NIT Trichy); Noor Mohammad; and Veezhinathan Kamakoti* (IIT Madras)</i> 55 Short Paper</p>		<p>Performance Comparison of CNFET And CMOS based 8T SRAM Cell in Deep Submicron <i>Abdul Kadir Kureshi; Naushad Alam*; and Mohd. Hasan (Aligarh Muslim University)</i> 28 Poster Paper</p>	
End of Symposium			

## VDAT2008 Symposium Committee

### General Chair:

C.P. Ravikumar, Texas Instruments India

### Technical Program Committee

Ram Achar, Carleton University  
Vishwani Agrawal, Auburn University, USA  
Ashok Balivada, Analog Devices Inc.  
Shabbir Batterywala, Synopsys, India  
Sambuddha Bhattacharya, Synopsys, India  
Navakanta Bhat, IISc, Bangalore, India  
Dinesh K. Bhatia, Univ. of Texas at Dallas  
Kaushik De, Synopsys, India  
V. Kamakoti, IIT Madras, India  
Anshul Kumar, IIT Delhi, India  
Kolin Paul, IIT Delhi, India  
S. Mahant-Shetti, KarMic, India  
P.V. Ananda Mohan, ECIL, Bangalore  
N.S. Murty, NXP Semiconductors, India  
N.S. Nagaraj, Texas Inst. Inc., Dallas  
Preeti Ranjan Panda, IIT Delhi, India  
R. Parekhji, Texas Instruments India  
Amit Patra, IIT Kharagpur, India  
Subramanian Rajagopalan, Synopsys, India  
V. Ramgopal Rao, IIT Bombay, India  
C.P. Ravikumar, Texas Instruments India  
Subir Roy, Texas Instruments India  
Vineet Sahula, MNIT Jaipur  
Dinesh Sharma, IIT Bombay, India  
Sivakumar B, Wipro Technologies  
S. Srinivasan, IIT Madras, India  
Susmita Sur-Kolay, ISI Calcutta  
Vinita Vasudevan, IIT Madras, India  
V. Visvanathan, Texas Instruments India

### Program Chair

Shabbir Batterywala, Synopsys, India  
[vdatt-pc@vlsi-india.org](mailto:vdatt-pc@vlsi-india.org)

### Tutorial Chair

Rubin Parekhji, Texas Instruments India  
[vdatt-tut@vlsi-india.org](mailto:vdatt-tut@vlsi-india.org)

### Local Organization Chair

Santhosh Kumar Madathil, Wipro Tech.  
[vdatt-local@vlsi-india.org](mailto:vdatt-local@vlsi-india.org)

### Fellowship Chair

Partha Pratim Das, Interra Systems India  
[vdatt-fellow@vlsi-india.org](mailto:vdatt-fellow@vlsi-india.org)

### Finance Chair

S.R.Gopal Naidu, Texas Instruments India  
[vsiaaccount@vlsi-india.org](mailto:vsiaaccount@vlsi-india.org)

### Registration Chair

C.R.Venugopal, SJCE, Mysore  
[vdatt-regn@vlsi-india.org](mailto:vdatt-regn@vlsi-india.org)

### Sponsorship Chair

N.S. Murty, NXP Semiconductors  
[vdatt-sponsor@vlsi-india.org](mailto:vdatt-sponsor@vlsi-india.org)

### Correspondence address for Registration:

Mr. S.R.Gopal Naidu

Treasurer, VLSI Society of India

Finance Chair (VDAT 2008)

Texas Instruments (India) Pvt Ltd

Bagmane Tech Park, Opp. LRDE

C.V.Raman Nagar, Bangalore – 560 093

[vsiaaccount@vlsi-india.org](mailto:vsiaaccount@vlsi-india.org)

## Registration Information:

- Registration permits you to participate in all the Technical sessions and Tutorials organized as part of the Symposium, and includes refreshments and lunch on all days.
- Please send your registration fee through a draft made out to "VDAT Symposium 2008", payable at Bangalore.
- The draft must be sent to Mr. Gopal Naidu, Finance Chair (VDAT 2008), Texas Instruments India, Bagmane Tech Park, C.V. Raman Nagar, Bangalore 560093.
- If you wish to register on the spot, drafts and cash payment in Indian rupees are acceptable. We will not be able to accept Foreign Currency or Credit Card payments.
- The current exchange rate is approximately 1 US dollar = 39 Indian rupees.
- Even those of you who plan to register on the spot are requested to communicate your desire to attend VDAT 2008 to [vdatt-regn@vlsi-india.org](mailto:vdatt-regn@vlsi-india.org) with a copy to [vdatt@vlsi-india.org](mailto:vdatt@vlsi-india.org) with details of vehicle registration number (if any) and laptop number (if any). Without this, you may face difficulties during registration.
- If you are registering for a tutorial, indicate the first and second preference of the tutorial. There are limited seats in each tutorial. If we cannot register you in the tutorial of your choice, we will refund the amount.
- A processing fee of Rs 500/- will be applied against all cancellations.

### Symposium Registration Amount

	Fellow	Indian Faculty/ Student	Indian Industry VSI/ IEEE Member	All Foreign Participants	Others
Before June 30, 2008	Rs.1500/=	Rs.2500/=	Rs.6000/=	US\$ 150.00	Rs.7000/=
After June 30, 2008	N/A	Rs.3000/=	Rs.7000/=	US\$ 200.00	Rs.8000/=

### Tutorial Registration Amount

Before June 30, 2008	Rs.1000/=	Rs.1500/=	Rs.2000/=	US\$ 100.00	Rs.2500/=
After June 30, 2008	Rs.1500/=	Rs.2000/=	Rs.2500/=	US\$ 125.00	Rs.3000/=

Since the conference venue is on the Campus of a private organization, we need to work with the Security personnel of the organization to make the process of registration a smooth one. Your cooperation in this regard is appreciated.

- ✓ Registration for participants
  - Mandatory Govt ID card
  - Registration Entry from Gate 7
  - Registered participants, to provide contact number, and Institute/ Company address

Please send a mail to [vdatt-local@vlsi-india.org](mailto:vdatt-local@vlsi-india.org) and inform your vehicle's registration number and Laptop number if you will come in your private vehicle and/or bring your laptop.

### History of VDAT:

Event Title	Venue	Date	Participants
1 <sup>st</sup> VDAT	Chennai	January 7, 1998	30
2 <sup>nd</sup> VDAT	New Delhi	August 6-7, 1998	70
3 <sup>rd</sup> VDAT	New Delhi	August 20-21, 1999	120
4 <sup>th</sup> VDAT	New Delhi	August 25-26, 2000	150
5 <sup>th</sup> VDAT	Bangalore	August 16-18, 2001	220
6 <sup>th</sup> VDAT	Bangalore	August 29-31, 2002	300
7 <sup>th</sup> VDAT	Bangalore	August 28-30, 2003	300
8 <sup>th</sup> VDAT	Mysore	August 26-28, 2004	250
9 <sup>th</sup> VDAT	Bangalore	August 10-13, 2005	350
10 <sup>th</sup> VDAT	Goa	August 9-12, 2006	250
11 <sup>th</sup> VDAT	Kolkata	August 8-11, 2007	250


## Venue Information:

The venue of the Symposium is the Learning center on the Wipro campus, located in Electronics City. Each of the rooms has a capacity of 100. All Rooms have video hooking for the plenary events. Speakers will have facilities such as DLP projector, cordless microphone, and whiteboard.

Since the conference venue is on Wipro Campus, we need to work with the Security personnel of the organization to make the process of registration a smooth one. Your cooperation in this regard is appreciated.

There are several hotels in Bangalore and information on these is available from the Internet. We plan to provide bus pickup/drop service from the following two areas: (a) Indian Institute of Science (b) Majestic. Details will be announced on the website. If you plan to use your own transport, please note: to reach Electronics city, you must travel on Hosur road and enter the Phase I gate. See the location map shown here. The distance to the venue from Railway station is ~20 km and from the Airport, about 15 km. Due to traffic during morning rush hour and evening rush hour, the actual transit time may be significantly high. Please plan your travel.

Weather in Bangalore during August is pleasant, bordering on chilly, with occasional showers.







# 12<sup>th</sup> IEEE VLSI Design and Test Symposium

July 23-26, 2008

Venue: Learning Center, Wipro Campus, Electronics City, Bangalore, India

Website: [vlsi-india.org](http://vlsi-india.org)

Sponsored by



VLSI Society of India  
<http://vlsi-india.org/vsi/>

## REGISTRATION FORM

**Name of the participant:** (Please use block letters.)

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

<b>Category:</b> (Tick appropriate)	Fellow	<input type="checkbox"/>	VDAT 2008 Fellowship No:
	Faculty / Student: VSI/ IEEE member	<input type="checkbox"/>	VSI/ IEEE Membership No:
	Indian Industry: VSI/ IEEE member	<input type="checkbox"/>	VSI/ IEEE Membership No:
	Author	<input type="checkbox"/>	Paper No/s:
	Foreign Participant	<input type="checkbox"/>	
<b>Address for Correspondence:</b>	<b>Designation:</b> Student <input type="checkbox"/> Faculty <input type="checkbox"/> Industry <input type="checkbox"/> Other <input type="checkbox"/>		
	<b>College/ Company Name:</b>		
	<b>Permanent address:</b>		

**E-mail:** (Compulsory):

<b>Choice of tutorial:</b> T1 <input type="checkbox"/> T2 <input type="checkbox"/> T3 <input type="checkbox"/>	<b>Telephone:</b>	
<b>T1:</b> RF Design and Test; <b>T2:</b> Low-power Design; <b>T3:</b> Design Verification	DD Number:	
<b>Details of DD enclosed</b>	Symposium:	Dated:
	<b>Total Amount:</b>	Bank:

**Attend:** (tick appropriate)

T1  T2  T3  Symposium

Symposium + T1  Symposium + T2  Symposium + T3

**Signature**

Tutorial Registration Amount		
T1, T2 or T3 July 23, 2008	Before June 30, 2008	After June 30, 2008
Fellow	Rs 1000	Rs 1500
Faculty/ Student	Rs 1500	Rs 2000
Indian Industry VSI/ IEEE Member	Rs 2000	Rs 2500
Foreign Participant	USD 100	USD 125
Others	Rs 2500	Rs 3000

Symposium Registration Amount		
July 24-26, 2008	Before June 30, 2008	After June 30, 2008
Fellow	Rs 1500	N/A
Faculty/ Student	Rs 2500	Rs 3000
Indian Industry VSI/ IEEE Member	Rs 6000	Rs 7000
Foreign Participant	USD. 150	USD 200
Others	Rs 7000	Rs 8000

Mail the completed registration form and DD to the following address:  
**Mr. Gopal Naidu**  
**Treasurer, VLSI Society of India**  
 Finance Department  
 Texas Instruments (India) Pvt Ltd  
 Bagmane Tech Park  
 C.V. Raman Nagar, Bangalore 560093  
**Phone:** 080-2509 9363; **FAX:** 2509 9717  
[vsiaaccounts@vlsi-india.org](mailto:vsiaaccounts@vlsi-india.org)

- The DD to be made out to "**VDAT Symposium 2008**" payable at **Bangalore, India**. On the rear side of DD, please write **Towards VDAT2008** and/or **T1/T2/T3** as applicable.
- The DD and form to be sent to the VDAT2008 Finance Chair, to Bangalore address mentioned on the left.
- You must also enter the above details electronically at our [website](http://vlsi-india.org) to receive information from us regularly
- If an author is also a fellow recipient, please tick both.
- Queries regarding registration must be sent only to: [vdat-regn@vlsi-india.org](mailto:vdat-regn@vlsi-india.org) with a copy to [vsiaaccounts@vlsi-india.org](mailto:vsiaaccounts@vlsi-india.org)

**Note:** Symposium registration fee includes registration material, lunch and refreshments on all the days. If registering separately for Symposium and Tutorial, please submit separate forms for each. Transport and stay arrangements are the responsibility of the participants.

Please watch the VDAT website or follow the [vdat@yahoogroups.com](mailto:vdat@yahoogroups.com) mailing list for any updates to the program. Since the space for tutorials is limited, we may be forced to shortlist participants. If we are unable to register you, you will be intimated by e-mail, and a refund will be made by the VLSI Society of India.

## VSI Membership Form

For New membership and renewals



### VLSI Society of India

<http://vlsi-india.org/vsi/>

Registered Society under KSR Act 1960, Rule 1961

E-mail: [vsiaaccounts@vlsi-india.org](mailto:vsiaaccounts@vlsi-india.org), [vsisecy@vlsi-india.org](mailto:vsisecy@vlsi-india.org)

1. Existing Membership No:     (Quote additional Old No. If any):

Member (tick as applicable):  **Student** /  **Non-student** /  **Corporate**

New Members to affix photograph.

2. Your Name:
3. Your Profession/ Designation:
4. Your e-mail address:
5. Your Contact address:
6. Your Professional address (if different from above):
7. Your Area of specialization:
8. Would you like to review papers in events organized by VSI? :
9. How many papers are you willing to review? :
10. Your Brief bio-data: Attach separately
11. How can you contribute to the activities of VSI? :
12. What Activities would you like VSI to organize? :
13. Details of Payment:

<b>Cash:</b>	
<b>DD no:</b>	
<b>Dated:</b>	
<b>Drawn on Bank:</b>	
<b>Amount:</b>	

*I agree to be a member of the VLSI Society of India and have read and understood the charter of the society.  
I will actively contribute towards the objectives of the society.*

**Place and Date:**

**Member Signature**

Category	Membership Rates:		Mail the form along with the DD to:
	Yearly	5-yearly	
Student Member:	Rs. 500/=	N/A	<b>Mr. S.R. Gopal Naidu</b> , Treasurer VSI Texas Instruments India Pvt. Ltd Bagmane Tech Park, Adjacent to LRDE, C.V. Raman Nagar Bangalore: 560 093 (FAX: <b>91-80-25048213</b> )
Non-student member:	Rs. 1,000/=	Rs 4,500/-	
Corporate member:	Rs. 10,000/=	Rs 45,000/-	
<b>The DD to be made out to: "VLSI Society of India" and payable at Bangalore.</b>			
<ul style="list-style-type: none"> <li>Please also enter the details in the online membership form <a href="http://vlsi-india.org/vsi/activities/reg.shtm/">http://vlsi-india.org/vsi/activities/reg.shtm/</a> to update records.</li> <li>Processing the card subject to the DD receipt. Please allow two weeks.</li> <li>The photograph is for official records only and will not be imaged onto the membership card.</li> <li>Inscribe "<b>Towards VSI Membership - New/ Renewal</b>" at the rear side of DD. Students to attach college credentials.</li> <li>The same form to be used for a new membership or Renewal. In the event of change of address, please update online.</li> <li>Please do not send scanned images of DD or the Form. Processing the card subject to the DD receipt. Allow two weeks.</li> <li>Become a VDAT Yahooogroup member to receive updates on all announcements. Details on <a href="http://vlsi-india.org/docs/mailgroup.shtm/">http://vlsi-india.org/docs/mailgroup.shtm/</a></li> </ul>			

Recommended by VSI Members:					
1.	Name	Membership No.	2.	Name	Membership No.
Signature			Signature		