Two Conceptual Processes to Realize the Proposed HMGFET
Compatibility
The S-gate could be formed by inserting five additional steps between gate definition and LDD formation of a conventional (SMG) process.
Feasibility
It would be increasingly difficult, if not unfeasible, at decreasing feature length by lithographic means. New process must be invented for the proposed HMG technology at 100-nm scales.